 Embedding certifications in executable files for network transmission |
| The Internet is a well known, global network of cooperatively interconnected computer networks. The ... |
|
| Method and system for secure running of untrusted content |
| Briefly, the present invention provides restricted execution contexts for untrusted content (such ... |
|
| Cross module representation of heterogeneous programs |
| The above-mentioned shortcomings, disadvantages and problems are addressed by the present invention,... |
|
| Method and device for providing hidden storage in non-volatile memory |
| Techniques for implementing hidden storage in a non-volatile memory storage are disclosed. As will ... |
|
| Protected control of devices by user applications in multiprogramming environments |
| OF THE INVENTION The disclosure of provisional patent application No. 60/079,356 filed Mar. 25, 199... |
|
| Detecting unwanted properties in received email messages |
| Viewed from one aspect the present invention provides a method of detecting an e-mail message ... |
|
| Single sign-on framework with trust-level mapping to authentication requirements |
| 1. An information security system comprising: plural information resources distributed amongst and ... |
|
| Method and system for determining and maintaining trust in digital image files with certifiable time |
| It is, therefore, a general object of the present invention to provide novel systems, apparatus, ... |
|
| Inter-application validation tool for use in enterprise architecture modeling |
| OF THE INVENTION Referring first to FIG. 1, an integrated enterprise 10 will now be described in ... |
|
| Method and apparatus for analyzing the appearance features of a surface |
| The principal object of this invention is to provide a method and an apparatus for analyzing the ... |
|
|
Method for debugging in a parallel computer system and system for the same
| Details |
Inventors: Iwasawa, Kyoko; Tanaka, Yoshikazu;
Assignee: Hitachi, Ltd. (Tokyo, JP)
Primary Examiner: Shaw; Gareth D.
Assistant Examiner: Backenstose; Jonathan
Attorney, Agent or Firm: Fay, Sharpe, Beall, Fagan, Minnich & McKee
In a parallel computer, a method for controlling a debugging process includes the steps of registering identifiers of plural processors into an execution waiting queue in a predetermined order; executing a corresponding program by each of the processors in an order until it is brought into either a waiting state or an end state; registering the identifier of the processor of the waiting state as a last element of the execution waiting queue; and repeating the executing step until there are no executable processors. A program having a bug is determined from the identifiers left in the execution waiting queue. Further, the debugging-process control method further includes outputting trace data during execution of the executing step, the program having the bug is determined from this trace data. |
|
DETAILED DESCRIPTION The present invention solves the above-described problems, and therefore has an object to provide a method and system for sequentially executing programs which are written for respective processor elements in a simpler way.
Another object of the present invention is to provide a method and system for sequentially executing such programs without the processor elements being brought into data waiting states because of normal data transmission/reception control and synchronization control.
Further another object of the present invention is to provide a debug processing control method and a system for such a debug processing control, in which debug processing can be performed without modifying a main program of a user program by preparing a normal execution library and a debug processing library.
To achieve the above-described objects, in the present invention, parallel processing programs are sequentially executed in accordance with the following method.
In a parallel computer system having a plurality of processors, a method for sequentially executing a plurality of programs to be executed in parallel by the computer system, each program to be executed by one of the processors, includes the steps of: (a) initially registering identifiers for said plurality of processors into a queue in a predetermined order; (b) taking out the first one of the identifiers currently registered in said queue, the currently registered identifiers being initially equal to the identifiers of the processors; (c) causing a processor identified by the taken out identifier to execute a corresponding program; (d) stopping execution of the corresponding program by said processor when said processor has fallen into a waiting state for either data to be supplied from another processor or synchronization with another processor; (e) additionally registering the taken out identifier in said queue; and (f) repeating said steps (b) to (e) for each of identifiers currently registered in said queue, and wherein repetition of the step (c) with respect to a particular processor for an identifier which has been additionally registered in said queue by preceding execution by said step (e), includes the step of causing the particular processor to execute a non-executed portion of corresponding program which has been left waiting for data or synchronization
|
| Related patents |
|
|
Arithmetic operation processing apparatus of the parallel processing type and compiler which is used in this apparatus
It is an object of the present invention to provide an arithmetic operation processing apparatus of the parallel arithmetic operating type in which the additional ...
|
|
|
System for inserting constructs into compiled code, defining scoping of common blocks and dynamically binding common blocks to tasks
We claim: 1. A computer implemented method performed within a multi-processing, multi-programming computer environment for reducing conflict among tasks concurrently ...
|
|
|
Determining a communication schedule between processors
To achieve the aforementioned objectives, a first aspect of the invention provides a method of determining a communication schedule in the case where data communication ...
|
|
|
Persistent/impervious event forwarding discriminator
It is an object of this invention to provide an EFD that is persistent in the face of catastrophic failures in the system and impervious to security breaches by rogue OSI...
|
|
|
Method and apparatus for controlling network and workstation access prior to workstation boot
The present invention is directed to a method and apparatus for preboot file and information transfer between workstations and other workstations or workstations and ...
|
|
|
Multilevel security port methods, apparatuses, and computer program products
According to the present invention, multilevel trusted systems associate multiple port endpoints with a single identifier code indication or name. Use of a single ...
|
|
|
Differential current-switch circuit, D/A conversion circuit and method of transient response reduction
Accordingly, an object of the present invention is to provide a differential current-switch circuit, a D/A conversion circuit employing this differential current-switch ...
|
|
|
Java security mechanism
In accordance with the invention, objects of classes loaded from the hard drive of a local client computer, after being found via the CLASSPATH are not automatically ...
|
|
|
Switching system comprising distributed elements allowing attachment to line adapters, and having multicasting capabilities
OF THE PREFERRED EMBODIMENT With respect to FIGS. 2 and 3, there is illustrated the switching module that is used for embodying the switching apparatus in accordance ...
|
|
|
High speed current switch
OF THE INVENTION Referring to FIG. 4, a schematic diagram of a high-speed current switch 36 is shown. The high-speed current switch 36 can be designed using metal oxide ...
|
|
|
Fault Detection 
