Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Method-for-synchronization-of-arithmetic-exceptions-in-central-processing-units-having-pipelined-execution-units-simultaneously-executing-instructions

 Method for predicting a fill-up level of a buffer in an ATM network element
Hence, it is an object of the present invention to provide an improved method for predicting a fill-...


 DSL modem utilizing low density parity check codes
It is therefore an object of the invention to provide simple methods of generating reproducible H ...


 Structured document management system, structured document management method, search device and search method
The present invention has been made in view of the above circumstances and provides a structured ...


 High speed read/modify/write memory system and method
One form of the present invention is an improvement for a data processing system. The improvement ...


 Methods and apparatus for caching a location index in a data storage system
Aspects of the present invention relate to improved techniques for accessing content in a storage ...


 Method and apparatus for correcting data errors
Broadly speaking, the present invention relates to an error correcting method and apparatus which ...


 Method and apparatus for enhancing data rate in processing ECC product-coded data arrays in DVD storage subsystems and the like
What is claimed is: 1. A machine-implementable method for enhancing the data transfer rate in an ...


 Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method
OF THE INVENTION Hereinafter, referring to the accompanying drawings, embodiments of the present ...


 Method for testing integrated circuits having a grid-based, "cross-check" t e
The present invention is a new test structure which allows up to 100 percent electrical testing of V...


 Serial scan chain architecture for a data processing system and method of operation
What is claimed is: 1. A data processor having a scan chain architecture, the scan chain ...


 Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions

Details
Inventors: Cutler, David N.; Orbits, David A.; Bhandarkar, Dileep; Cardoza, Wayne; Witek, Richard T.;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Bowler; Alyssa H.
Assistant Examiner: Pan; Daniel H.
Attorney, Agent or Firm: Fish and Richardson

An instruction eases exception handling in a data processing system having one or more parallel pipelined execution units by permitting the central processing unit to complete instructions currently being processed by the execution units, but preventing further instructions from being initiated until all currently executing instructions have been completed and all outstanding exception conditions have been resolved. After all the instructions preceding the DRAIN instruction of the present invention in the program instruction sequence have been executed, the central processing unit can continue to execute the sequential program instructions when no arithmetic exception has been identified, or can invoke an exception handling procedure when an arithmetic exception has been identified. The instruction is typically positioned in an instruction sequence after an instruction that has high degree of probability of resulting in the identification of an arithmetic exception condition. The DRAIN instruction permits the source of the exception to be localized and permits the response to all arithmetic exceptions associated with instructions initiated before the DRAIN instruction, but identified after the execution of the DRAIN instruction, to be handled in the same context environment in which the instruction was initiated.

DETAILED DESCRIPTION The aforementioned and other features are accomplished, according to the present invention, by providing an instruction, hereinafter referred to as the DRAIN instruction, and apparatus supporting that instruction, that permits all instructions for which execution has been initiated, but has not been completed when the DRAIN instruction is initiated, to be completed before further instructions can be executed in the data processing system.
The invention also provides for an arithmetic exception summary mask for scalar and vector registers that designates which registers received exceptional results.
The DRAIN instruction is used to respond to the detection of an arithmetic exception within the data processing context environment in which the exception has been identified.
The same arithmetic exception within a different data processing context environment can have different implications.
These and other features of the present invention will be understood upon reading of the following description along with the drawings.



Related patents
  Hardware instruction scheduler for short execution unit latencies
In accordance with the present invention an apparatus for scheduling a stream of instructions per cycle of the apparatus includes means for scheduling a stream of ...
  Multi-threading for a processor utilizing a replay queue
I. Introduction According to an embodiment of the present invention, a processor is provided that speculatively schedules instructions for execution and includes a ...
  Checkpointing of register file
The invention in one aspect includes methodology to perform an extra read from a register file prior to writing to that register file. The data from the extra read is ...
  Data synchronization of multiple remote storage
The present invention provides a method, and architecture for implementing that method, of synchronizing two or more remote or remote data storage facilities so that ...
  Method for snooping raid 1 read transactions by a storage device
A target device snooping method, according to one embodiment of the present invention, minimizes the utilization problems of a host system and an initiator associated ...
  Method and apparatus for content distribution via non-homogeneous access networks
The invention provides a method and apparatus that is capable of streaming content to different types of access networks in an interactive information distribution ...
  Code error detecting method
It is therefore an object of the present invention to provide an error detection method of detecting a code error in a data file employing an optical disk in which, ...
  Information recording medium and information record regenerating device therefor
An object of the present invention is to provide a recording medium and an error correcting method where the burst error correcting capability and the reliability of ...
  Optical disk apparatus having error correction circuit
OF THE INVENTION There will now be described an embodiment of this invention with reference to the accompanying drawings. FIG. 1 shows an optical disk apparatus of this ...
  Method and apparatus for distinguishing control channel from traffic channels
It is accordingly an object of the present invention to speed up the process of discriminating between traffic and control channels in a received signal. Another object ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved