Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Method-of-handshaking-in-a-data-communications-bus

 Switching system reliability
The description which follows relates to call processing in a distributed switching system in ...


 Network and intelligent cell for providing sensing, bidirectional communications and control
A network for providing sensing, communications and control is described. A plurality of ...


 ATM exchanger
What is claimed is: 1. An ATM exchanger for executing statistical multiplex transmission of ...


 Method for rejecting cells at an overloaded node buffer
The objective of the invention is to eliminate the above-mentioned problems. The purpose of the ...


 Non-buffered, non-blocking multistage ATM switch
What is claimed is: 1. A multi stage asynchronous transfer mode switch system comprising: switch ...


 Packet data communications system having a malfunction list
FIG. 1 shows one example of a packet communication network. In FIG. 1, the packet communication ...


 Cellular radio system and a base station
It is an object of the present invention to solve the aforementioned problems and to provide a ...


 Apparatus for synchronously selecting different oscillators as system clock source
Accordingly, it is an object of the present invention to provide an apparatus which can select ...


 Time division multiple access cellular system supporting packet data transmissions on reconfigurable packet data channels and method of operation
Thus, in order to overcome the shortcomings related to CDPD communication system described above, ...


 Controller of a washing machine
It is an object of the present invention to provide a washing controller which automatically ...


 Method of handshaking in a data communications bus

Details
Inventors: Bemanian, Majid; Bailey, John;
Assignee: Timeplex, Inc. (Woodcliff Lake, NJ)
Primary Examiner: An; Meng-Ai T.
Assistant Examiner: Wiley; David A.
Attorney, Agent or Firm: Sereboff; Steven C. Sereboff & Buyan, LLP

A pipelined bus which can support more than one channel between data sources and data destinations at a time. The bus includes an arbitration bus, a command bus and a data bus. In accordance with the bus protocol, different channels may access the various bus components in the same clock cycle. For example, the data source of one channel may issue a command on the command bus to its selected data destination to get ready to receive data while at the same time, a data source of a second channel actually transmits data on the data bus to its selected data destination. During the same clock cycle, a third data source can be selected by the arbitration bus to initiate or resume a channel. In the following clock cycle, the third data source can transmit a command on the command bus to its selected data destination to get ready to receive data, the second data source can transmit data on the data bus to its data destination and a fourth data source can be selected by the arbitration bus to initiate or resume a channel. In this manner, the set up and delivery of data for the different channels overlap in each clock cycle. Because a particular channel is not always ready to send or receive data, it has been found that such an arrangement increases the overall efficiency of the bus.

DETAILED DESCRIPTION OF THE DRAWINGS Throughout this description, the preferred embodiment and examples shown should be considered as exemplars, rather than limitations on the apparatus and methods of the present invention.
The embodiment of the invention described herein is substantially that of the Enterprise Router, a product of ascom Timeplex, Inc.
(Woodcliff Lake, N.
J.
).
The Enterprise Router is available in five-slot (ER-5) and fifteen-slot (ER-15) forms.
The user, technical and marketing documentation of the Enterprise Router are incorporated herein by reference.
Introduction A bus structure in accordance with a preferred embodiment of the present invention is indicated generally at 10 in FIG.
1.
The bus 10 effectively emulates the functions of a multipoint-crossbar-switch.
In other words, the bus 10 permits a data source 12 to be coupled to a data destination 14 at the same time that a data source 16 is coupled to a data destination 18.
Data traffic may flow in either direction so that the data destination 14 might also provide a source of data to the data destination 12.
The data source/destination elements 12-18 are intended to represent any device or devices that may provide a source of data or a destination for data including but not limited to networks, radio links, transmission lines, routers, bridges, data storage devices, processors and the like.
Although the bus 10 is shown being coupled to four source/destination elements, it should also be appreciated that the bus 10 may be coupled to widely varying numbers of devices.
As will be explained in greater detail below, the bus 10, as a result of its unique design, permits multiple channels between different data sources and destinations to coexist on the bus 10 in a virtually simultaneous fashion.
Still further, the bus 10 has a very large bandwidth at a relatively low clock frequency.
As a result, large amounts of data can be transferred between data sources and destinations over the bus 10 at significantly reduced electromagnetic emanation levels



Related patents
  Apparatus for recognition of approximate shape of an article
What is claimed is: 1. A method for the recognition of the approximate shape of an article, which comprises finding from the projection of said article the largest width,...
  Clock generating circuit for use in single chip microcomputer
Accordingly, it is an object of the present invention to provide a basic clock signal generating circuit which has overcome the above mentioned defect of the ...
  Method and apparatus for power management of an integrated circuit
Embodiments of the present invention include a clock distribution system and clock interrupt system for an integrated circuit device. Ignoring effects associated with ...
  Adaptive expansion bus
The following sets forth a detailed description of the best contemplated mode for carrying out the invention. The description is intended to be illustrative of the ...
  Apparatus and method for synchronously providing a fullness indication of a dual ported buffer situated between two asynchronous buses
OF THE PREFERRED EMBODIMENT Referring to FIG. 1, there is illustrated a computer system C utilizing the preferred embodiment of the present invention. A central ...
  Apparatus and method of layering cache and architectural specific functions to permit generic interface definition
It is therefore one object of the present invention to provide an improved cache controller for a data processing system. It is another object of the present invention ...
  Transparent bridge between of a computer system and a method of interfacing the buses to operate as a single logical bus
There is a need for a bridge which provides electrical isolation between buses to comply with bus specifications, but allows two connected buses to be viewed from the ...
  Interactive terminal system using a prepoll prior to transferring information from the controller to the work station
An interactive terminal data processing system includes a high speed link controller (HSLC) and a number of work stations, all coupled in common to a single conductor ...
  Information transmission and reception system for a vehicle
With these various problems in mind, it is an object of the present invention to provide a transmission and reception system for a vehicle with a simple structure and ...
  Method and system for monitoring fieldbus network with dynamically alterable packet filter
OF THE DRAWINGS Turning now to the drawings, FIG. 1 is a block diagram of fieldbus network 10. System 10 is comprised of a fieldbus 16 and a plurality of fieldbus ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved