Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

Fault Detection

Method-of-interfacing-between-data-transmission-systems-having-an-unequal-number-of-transceiver-ports

Method and apparatus for arbitrating conflicts by monitoring number of access requests per unit of time in multiport memory systems

What we claim is: 1. A method for arbitrating conflicting memory transfer requests in a multiport ...

Semiconductor memory device having flip-flop circuits

In order to solve the above explained problems of prior art semiconductor memory devices having ...

Self-isolating cross-coupled sense amplifier latch circuit

It is accordingly an object of the present invention to provide an improved sense amplifier ...

Cassette with removable disc

Part of the housing is constituted by a door or end closure which is movable relative to the ...

Optical detection and logic devices with latching function

It is object of the invention to provide improved apparatus and methods of optical detection and ...

Optical-fibre passively mode locked laser generator with non-linear polarization switching

The present invention concerns an active-fibre laser that is passively-mode-locked and particularly ...

Connection set-up and path assignment in wavelength division multiplexed ring networks

These shortcomings and other limitations and deficiencies are obviated in accordance with the ...

Magnetic printing machine employing a multi-channel recording head with minimal cross-talk with secondary scanning head movement

An object of this invention is to provide a magnetic printing machine in which there is no cross ...

Phase-lock loop circuit with fuzzy control

These and other objects and advantages are achieved by providing a phase-lock circuit with fuzzy ...

Programmable variable length high speed digital delay line

What is claimed is: 1. A variable length, high speed, digital delay line apparatus comprising in ...

Method of interfacing between data transmission systems having an unequal number of transceiver ports

Details

Inventors: Notarianni, John; Chan, Yuwa;
Assignee: Notarianni; John (Babylon, NY)
Primary Examiner: Harvey; Jack B.
Assistant Examiner: Lefkowitz; Sumati
Attorney, Agent or Firm: Hoffmann & Baron

A method of interfacing between data transmission systems having an unequal number of transceiver ports includes generating an information signal within a first data transmission system and compressing the information signal to provide a data packet signal and a control packet signal which are transmitted to an interface mechanism. The interface mechanism decompresses the data packet signal and control packet signal to provide a data information signal and control information signal which are separated. The control information signal is then converted to a signal format which is compatible with the transceiver ports of the second data transmission system. Thereafter, both the data information signal and converted control information signal are provided to the transceiver input port of the second data transmission system.

DETAILED DESCRIPTION It is an object of the present invention to provide an efficient method for transferring data between a pen-based computer and a computer peripheral.
It is another object of the present invention to provide a method for transferring information between a portable computer and a computer peripheral having an unequal number of transceiver ports.
It is yet another object of the present invention to provide a method for the efficient and error-free transfer of information between a portable computer which transfers data via an opto-electronic device and a computer peripheral which includes only a standard computer connector.
It is a further object of the present invention to provide a method for the transfer of information between data transmission systems which overcomes the disadvantages of known interface methods.
In accordance with one form of the present invention, the method for interfacing between a first data transmission system and a second data transmission system utilizing an interface mechanism includes generating an information signal including at least one of a data signal and a control signal within the first data transmission system.
The data signal represents data to be transferred from the first data transmission system to the second data transmission system.
The control signal represents control commands and status commands to be provided by the first data transmission system to the second data transmission system.
The data signal is monitored to determine whether it is at least equal to a preset data packet signal size.
If the data signal is less than the preset data packet signal size, a second data signal is combined with the first data signal to provide the data signal.
The method includes compressing the at least one of a data signal and control signal within the first data transmission system to provide at least one of a first data packet signal and a control packet signal.
The method further includes providing the data packet signal and control packet signal to a packet output scheduler for transmission to an interface mechanism via the respective transmit and receive channels

Related patents

	Method and system for concurrent computer transaction processing The present invention is directed to a method, system, and bus agent for concurrent transaction processing. The method transmits first and second transaction requests ...
	Real-time synchronization of concurrent views among a plurality of existing applications A synchronization system includes a motion event synchronizer and multiple application encapsulators which operate together to synchronize motion events in existing ...
	Data error correction circuit It is an object of the present invention to provide a data error correction circuit wherein errors in shortened data of different lengths can be easily corrected at a ...
	Differential to single-ended converter utilizing inverted transistors An object of the present invention is to provide a differential to single-ended converter using I.sup.2 L device geometries for reducing the area required to fabricate ...
	Semiconductor memory circuit It is an object of the invention to provide a semiconductor memory circuit which is free from fluctuations of the substrate potential with potential changes in the bit ...
	Dynamic event selection network What is claimed is: 1. A digital dynamic event selection network for telephone and real time processor control systems comprising: a plurality of sources of input events ...
	Neural network using random binary code I claim: 1. A method of analog, parallel hardware implementation of neural networks with changeable connectivity pattern and changeable long term memory traces ...
	Method of modifying the temperature drift of the propagation time of surface elastic waves and a device obtained by said method What I claim is: 1. A method of reducing the differences in propagation time of surface elastic waves ascribed to variations in temperature of a crystalline substrate ...
	Astable multivibrator What is claimed is: 1. The combination comprising: first and second transistors, each transistor having a base, an emitter, and a collector; a first capacitor connected ...
	Music synthesizer What I claim is: 1. In a music synthesis apparatus having associated music signal utilization means, the improvement comprising in combination, a. a source of variable ...

1.194
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved