Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Method-of-processing-stored-data-containing-parity-data

 A CCD array memory device achieving high speed accessing by writing and reading data through a cache memory
The present invention solves the above-mentioned problems and has an object to provide a memory ...


 Disc array system having disc storage devices dispersed on plural boards and accessible at withdrawal of part of the boards
With the fifth prior art outlined above, the arrays each comprising a plurality of disc drives are ...


 Data storage library with media destaging and prestaging for improved response time
The present invention is a data storage library of removable media with means for destaging and ...


 Instruction operation size optimization
A method and apparatus for optimizing instruction operation sizes of various instructions in the ...


 Combined power and control signal transmission system
In accordance with the present invention, electrical power and communication signals are ...


 Thick-film non-step resistor with accurate resistance characteristic
It is a principal object of the present invention to provide a variable resistor apparatus with a ...


 Carrierless amplitude and phase modulation telementry for use in electric wireline well logging
The present invention is an apparatus for communicating signals from a well logging tool to a ...


 Well management system
Accordingly, there is disclosed herein a system and method for managing a new well or recompleting ...


 Lamp system take control dimming circuit
A preferred embodiment of the invention comprises equipping each take control station with a gated ...


 Optocoupler dimmer circuit for high intensity, gaseous discharge lamp
The present invention employs an optically isolated driver means, preferably in the form of an ...


 Method of processing stored data containing parity data

Details
Inventors: Wang, Yun-Huei; Wu, Chung-Hua;
Assignee: Acer Incorporated (Taipei, TW)
Primary Examiner: Beausoliel, Jr.; Robert W.
Assistant Examiner: Palys; Joseph E.
Attorney, Agent or Firm: Townsend and Townsend Khourie and Crew

A method for efficiently storing data into a data storage system containing parity data comprises the steps of: determining the data storage units and the portions of each data storage unit where the data will be stored; determining the number of times the data units are accessed to calculate parity data for the new data, to store the new data, and to store the parity data using the complementary mode; determining the number of times the data units are accessed to calculate parity data for the new data, to store the new data, and to store the parity data using the noncomplementary mode; comparing the number times the data units are accessed using the complementary mode to the number of times the data units are accessed using the noncomplementary mode; calculating the parity data with the mode that requires the fewest number of accesses; and storing the calculated parity data and the new data in the data storage units. Thereby, the present invention minimizes the number of times the disk must be accessed to calculate parity.

DETAILED DESCRIPTION In accordance with the present invention, parity data for each sector is produced either by performing an Exclusive-Or operation between the data in the unmodified sectors and the modified data (referred to as the "complementary mode"), or by executing an Exclusive-Or operation between the modified data, the original data and the original parity data (referred to as the "noncomplementary mode").
More specifically, when data is to be written to a RAID storage system, the method of the present invention, first determines the disks where the data is to be allocated.
Next, the number of times the storage system would be accessed to compute the new parity data with the complementary mode is determined.
Next, the number of times the storage system would be accessed to compute the new parity data with the noncomplementary mode is determined.
The method which requires the fewest storage accesses is then actually used to compute the new parity data, and store the new parity data along with the other data into the storage system.



Related patents
  Checking for proper locations of storage devices in a storage device array
The present invention is directed to method and apparatus for verifying that each storage device is in the correct physical position in a storage device array. That is, ...
  Selectively updateable mapped data storage system
OF PREFERRED EMBODIMENTS FIG. 6 is a schematic block diagram of the selectively updateable mapped data storage system according to the invention. As shown, the data ...
  Data storage system and method employing a write-ahead hash log
The problems outlined above may in large part may be solved by various embodiments of a data storage system and method employing a write-ahead hash log as described ...
  Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure
An object of the present invention is to provide an address translation unit which reduces the number of reference accesses to the multi-level address translation tables ...
  Method and apparatus for generating high power laser pulses in the two to six micron wavelength range
OF THE INVENTION Raman Scattering in the Present Invention In the laser pulse generators of the present invention, an opposite approach is taken and, through methods ...
  System and method for striping data across multiple disks for continuous data streaming and increased bus utilization
The present invention provides a method and system for storage and delivery of a plurality of data files. The system and method comprise providing a first disk and ...
  Method to ensure data integrity in a telecommunications network
According to the invention, this object is accomplished by providing a method of generating and checking a Frame Check Sequence (FCS) for a message formed as a sequence ...
  Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
Therefore, the main objective of the present invention is to provide a method and circuitry for generating r-bit parallel CRC code for an L-bit data source, which method ...
  Cyclic code check bits generation and error correction using sum of remainders
In accordance with the present invention check bits for a cyclic code are generated for a binary integer by first obtaining a unique remainder value for each bit of the ...
  Method and apparatus for G.706 frame alignment and CRC procedure test tool
In order to comply with CCITT G.706 recommendation, a device has to satisfy a series of test cases that are predetermined. Each test case contains test sequences ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved