Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Methods-and-apparatus-for-caching-a-location-index-in-a-data-storage-system

 Radio channel control apparatus used in a CDMA cellular system and capable of changing cell size
It is therefore an object of this invention to provide a radio channel control apparatus capable of ...


 Multiple satellite repeater management system using frame error rate for diversity selection
The foregoing and other problems are overcome and the objects of the invention are realized by ...


 Adaptive power control in wideband CDMA cellular systems (WCDMA) and methods of operation
I claim: 1. A Wide-band Code Division Multiple Access ("WCDMA") system comprising: a base station ...


 Link-quality estimation method and components for multi-user wireless communication systems
OF THE PREFERRED EMBODIMENT(S) The present invention is directed to wireless communication systems ...


 Transmission power control method and transmission power control apparatus in mobile communication system
1. A transmission power control method characterized in that: reception quality of a signal ...


 Drilling restart control system
It is therefore an object of the present invention to provide a drilling restart control system of ...


 Method and apparatus for automatically correcting errors detected in a memory subsystem
An apparatus and method for correcting corrupted data are disclosed. Access logic is provided to ...


 Replacement data error detector
A cache is described which includes an error circuit for detecting errors in the replacement data. I...


 Soft error detection in high speed microprocessors
The present invention provides aspects for soft error detection for a superscalar microprocessor. T...


 Semiconductor integrated circuit device, manufacturing method thereof, and driving method for the same
To solve the above-described problems, the present invention employs the below-mentioned means. As ...


 Methods and apparatus for caching a location index in a data storage system

Details
Inventors: Kilian, Michael; Todd, Stephen;
Assignee:
Primary Examiner: Kim; Matthew
Assistant Examiner: Iwashko; Lev
Attorney, Agent or Firm: Wolf, Greenfield & Sacks, P.C.

One embodiment is a system for locating content on a storage system, in which the storage system provides a location hint to the host of where the data is physically stored, which the host can resubmit with future access requests. In another embodiment, an index that maps content addresses to physical storage locations is cached on the storage system. In yet another embodiment, intrinsic locations are used to select a storage location for newly written data based on an address of the data. In a further embodiment, units of data that are stored at approximately the same time having location index entries that are proximate in the index.

DETAILED DESCRIPTION Aspects of the present invention relate to improved techniques for accessing content in a storage system.
In accordance with one embodiment of the present invention, the storage system may provide hints to the host as to the location where a unit of data is stored within the storage system.
On subsequent access requests to the unit of data, the host can provide the location hint back to the storage system, to facilitate the storage system locating the unit of data, and thereby increase the efficiency of the storage system in locating the unit data.
In an alternate embodiment of the present invention, a content-addressable storage system is provided with an index that maps a content address of at least one unit of data to a storage location at which the unit of data is stored.
The storage system maintains a cache of the location index to achieve performance improvements in accessing the information contained within the index.
In a further embodiment of the present invention, a technique is employed for facilitating the processing of a request from a host to access a unit of data in a content-addressable storage system.
The technique includes parsing the content address to determine at least one aspect of a physical storage location at which the unit of data is stored.
By employing at least one aspect of the content address to be determinative of at least one aspect of the physical storage location wherein the unit of data can be stored, locating a unit of data in response to an access request can be achieved efficiently, as discussed below.
In another embodiment of the present invention, a technique is employed to create content addresses for units of data, such that the content addresses include information that provides an indication of which units of data were written to the storage system proximate in time.
As will be appreciated from the discussion below, providing content addresses that have some similarity in at least a portion thereof for units of data that are written proximate in time can increase efficiencies in a storage system locating units of data in response to access requests from a host


Related patents
  Method and apparatus for correcting data errors
Broadly speaking, the present invention relates to an error correcting method and apparatus which shortens the time needed to perform error correction using a buffer ...
  Method and apparatus for enhancing data rate in processing ECC product-coded data arrays in DVD storage subsystems and the like
What is claimed is: 1. A machine-implementable method for enhancing the data transfer rate in an arrangement formed by an ECC processor coupling a first memory, said ...
  Data processing method and apparatus, recording medium, reproducing method and apparatus using the same method
OF THE INVENTION Hereinafter, referring to the accompanying drawings, embodiments of the present invention will be explained. In a structure of an error-correcting ...
  Method for testing integrated circuits having a grid-based, "cross-check" t e
The present invention is a new test structure which allows up to 100 percent electrical testing of Very Large Scale Integrated Circuits by the addition of an array of ...
  Serial scan chain architecture for a data processing system and method of operation
What is claimed is: 1. A data processor having a scan chain architecture, the scan chain architecture comprising: a plurality of scan chains wherein each scan chain in ...
  Hierarchically managed boundary-scan testable module and method
OF THE DRAWINGS FIG. 1 is a block diagram of electronic system 10 that accommodates JTAG testing through the use of a hierarchically managed testable module 12. System 1...
  Multiple BIST controllers for testing multiple embedded memory arrays
The present invention generally relates to various models representing at least a portion of a semiconductor device and various semiconductor devices. In accordance with ...
  Boundary scan latch configuration for generalized scan designs
The present invention relates generally to a boundary design of a chip. More particularly, the present invention relates to a boundary scan latch configuration for ...
  RAM memory circuit having a plurality of banks and an auxiliary device for testing
One aspect of the invention is directed to designing a RAM memory circuit provided with a plurality of memory banks such that the circuit may be tested in a shorter time ...
  Apparatus for testing an interconnecting logic fabric
According to the present invention, test circuitry and operational methods that are formed within an FPGA device are to support the testing of embedded fixed logic core ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved