Dynamic random access memory device with staggered refresh |
| One object of the present invention is to reduce a peak value of a current consumed in the DRAM in ... |
|
Semiconductor memory device improved for externally designating operation mode |
| An object of the present invention is to provide a semiconductor memory device in which a timing of ... |
|
Integrated circuit I/O using a high performance bus interface |
| The present invention is designed to provide a high speed, multiplexed bus for communication ... |
|
Memory defect masking device |
| Therefore, the main objective of the present invention is to provide a memory defect masking device ... |
|
Bidirectional line switch ring network |
| Therefore, in view of the above-mentioned problems, the present invention has as its object the ... |
|
Virtual multi-port RAM |
| It is therefore an object of the present invention to provide a multi-port RAM structure which ... |
|
Decoding global drive/boot signals using local predecoders |
| One aspect of the invention comprises a decoding circuit for driving a word line associated with at ... |
|
Semiconductor memory device having even and odd numbered bank memories |
| An object of this ivention is to provide a semiconductor memory device which can simultaneously ... |
|
|
Optical data bus having a statistical access method
| Details |
Inventors: Bodlaj, Viktor; Moustakas, Steven; Witte, Hans-Hermann;
Assignee: Siemens Aktiengesellschaft (Berlin and Munich, DE)
Primary Examiner: Griffin; Robert L.
Assistant Examiner: Chin; Stephen
Attorney, Agent or Firm: Hill, Van Santen, Steadman & Simpson
An optical data bus with a statistical access method for the transmission of data between transmitters and receivers in the form of NRZ data provides that every transmitter of a subscriber contains a Manchester encoder which Manchester encodes the NRZ data and deposits such data onto the bus in a Manchester-encoded form. The receiver of every subscriber contains a Manchester decoder for the reacquisition of the NRZ data from the Manchester encoded data and contains a clock recovery device which recovers the clock contained in the Manchester-encoded data. Such a Manchester decoder with the clock recovery device can be constructed in a very simple manner and such a simple structure is disclosed. A very simply-constructed bus state recognition device is also included. |
|
DETAILED DESCRIPTION In an optical data bus of the above species, the object of the present invention is to obtain, particularly with CSMA/CD access methods, the most simple as possible control circuits for the communication portion. The above object is achieved, according to the present invention, in the type of system generally set forth above which is characterized in that the encoder is a Manchester encoder which effects Manchester encoding of the data to be output onto the data bus, in that the decoder is composed of a Manchester decoder which decodes the Manchester encoded data supplied thereto, and in that a clock recovery device is provided which reacquires the clock contained in the Manchester-encoded data from the Manchester-encoded data and the decoded data. The above solution, accordingly, is based on the known principle of encoding the useful data in accordance with the Manchester techniques in order to reacquire the clock in the receiver in a simple manner. This type of decoding enables the control circuits in the transmitter portion, in the receiver portion and in the collision recognition portion to be simplified and constructed with fewer modules. Further, no marks are required for the beginning and the end of the useful data, these marks having to be separated again from the useful data in the receiver. The data bus of the present invention requires twice as much bandwidth as the aforementioned proposed data bus. Its structure, however, is more simple and is therefore less susceptible to disruption. It can be advantageously realized everywhere that an optical transmission system comprising transmitters, fibers and receivers still contains sufficient reserve that the system can be operated 100% redundancy. A particularly simple and advantageous embodiment of the data bus of the present invention is characterized in that the Manchester decoder comprises three delay lines in which the supplied Manchester-encoded data are respectively delayed by half the clock duration, by a duration lying between half the clock duration and the full clock duration, and by the full clock duration of the clock contained in the supply data
|
| Related patents |
|
|
Device for differential-mode information transmission between at least two elements of a motor vehicle
The object of the invention is thus to resolve these problems by proposing an information transmission device which is simple, reliable and makes it possible to ensure ...
|
|
|
Circuit and method for signal transmission
Bearing in mind the above-described problems with the prior art techniques, the present invention was made. Accordingly, it is an object of the present invention to ...
|
|
|
Non-volatile RAM cell with enhanced conduction insulators
What is claimed is: 1. A memory system comprising; a semiconductor substrate, a volatile memory cell having a data node formed in said substrate, a non-volatile device ...
|
|
|
Target location systems
What we claim is: 1. A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship, ...
|
|
|
Multiple bit output dynamic random-access memory
An improvement for a dynamic random-access memory which includes memory cells coupled to sense amplifiers by bit lines is described. The memory includes a digital ...
|
|
|
Autonomous N-modular redundant fault tolerant clock system
In accordance with the present invention, a fault tolerant clock system comprises a first set of fault containment regions that include a plurality of clock units, all ...
|
|
|
Expandable digital error detection and correction device
What is claimed is: 1. An error detection and correction device (300) comprising in combination: a first device bus (310); a second device bus (312); a third device bus (...
|
|
|
Automated safestore stack generation and move in a fault tolerant central processor
What is claimed is: 1. A fault tolerant central processing unit comprising: A) data manipulation circuitry including a plurality of software visible registers, each said ...
|
|
|
Method and circuitry arrangement for refreshing data stored in a dynamic MOS memory
It is an object of the invention to provide a method for the refreshing of data stored in a dynamic MOS memory, which serves as a working memory of a microcomputer ...
|
|
|
Refresh operation control circuit for semiconductor device
An object of this invention is to provide a simple practical circuit to manage and control the timing of refresh such that the refresh operation is automatically carried ...
|
|
|