Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

Fault Detection

Phase-lock-loop-circuit-with-fuzzy-control

Transparent bridge between of a computer system and a method of interfacing the buses to operate as a single logical bus

There is a need for a bridge which provides electrical isolation between buses to comply with bus ...

Interactive terminal system using a prepoll prior to transferring information from the controller to the work station

An interactive terminal data processing system includes a high speed link controller (HSLC) and a ...

Information transmission and reception system for a vehicle

With these various problems in mind, it is an object of the present invention to provide a ...

Method and system for monitoring fieldbus network with dynamically alterable packet filter

OF THE DRAWINGS Turning now to the drawings, FIG. 1 is a block diagram of fieldbus network 10. S...

Switching system reliability

The description which follows relates to call processing in a distributed switching system in ...

Network and intelligent cell for providing sensing, bidirectional communications and control

A network for providing sensing, communications and control is described. A plurality of ...

ATM exchanger

What is claimed is: 1. An ATM exchanger for executing statistical multiplex transmission of ...

Method for rejecting cells at an overloaded node buffer

The objective of the invention is to eliminate the above-mentioned problems. The purpose of the ...

Non-buffered, non-blocking multistage ATM switch

What is claimed is: 1. A multi stage asynchronous transfer mode switch system comprising: switch ...

Packet data communications system having a malfunction list

FIG. 1 shows one example of a packet communication network. In FIG. 1, the packet communication ...

Phase-lock loop circuit with fuzzy control

Details

Inventors: Travaglia, Federico; La Rosa, Maria Grazia; Giarrizzo, Guido;
Assignee: SGS-Thomsom Microelectronics S.r.l. (Agrate Brianza, IT); Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno (Catania, IT)
Primary Examiner: Chin; Stephen
Assistant Examiner: Webster; Bryan
Attorney, Agent or Firm: Wolf, Greenfield & Sacks, P.C., Morris; James H.

A phase-lock loop circuit with fuzzy control, includes a phase comparator whose output is connected to a low-pass filter that drives a voltage-controlled oscillator. The phase comparator generates a signal that represents the phase difference between an input signal and a signal generated by the oscillator. The oscillator of the present invention is furthermore driven by a control signal generated by fuzzy control. The input of the fuzzy control is the signal that represents the phase difference.

DETAILED DESCRIPTION These and other objects and advantages are achieved by providing a phase-lock circuit with fuzzy logic control, which includes a phase comparator whose output is connected to a low-pass filter, said low-pass filter being suitable to drive a voltage-controlled oscillator.
The phase comparator is suitable to generate a signal that represents the phase difference between an input signal and a signal generated by the oscillator.
The oscillator is furthermore driven by fuzzy logic control which receives the signal representing the phase difference.

Related patents

	Programmable variable length high speed digital delay line What is claimed is: 1. A variable length, high speed, digital delay line apparatus comprising in combination: a set of serially arranged, fixed-length, digital delay ...
	Bus station abort detection An abort detection circuit for inclusion in each operational component of a multi-component system in which these components are interconnected through a bus that is ...
	Asynchronous anticontention logic for bi-directional signals The present invention concerns an asynchronous anticontention circuit for a bi-directional bus. The asynchronous anticontention circuit comprises an anticontention ...
	Method of handshaking in a data communications bus OF THE DRAWINGS Throughout this description, the preferred embodiment and examples shown should be considered as exemplars, rather than limitations on the apparatus and ...
	Apparatus for recognition of approximate shape of an article What is claimed is: 1. A method for the recognition of the approximate shape of an article, which comprises finding from the projection of said article the largest width,...
	Clock generating circuit for use in single chip microcomputer Accordingly, it is an object of the present invention to provide a basic clock signal generating circuit which has overcome the above mentioned defect of the ...
	Method and apparatus for power management of an integrated circuit Embodiments of the present invention include a clock distribution system and clock interrupt system for an integrated circuit device. Ignoring effects associated with ...
	Adaptive expansion bus The following sets forth a detailed description of the best contemplated mode for carrying out the invention. The description is intended to be illustrative of the ...
	Apparatus and method for synchronously providing a fullness indication of a dual ported buffer situated between two asynchronous buses OF THE PREFERRED EMBODIMENT Referring to FIG. 1, there is illustrated a computer system C utilizing the preferred embodiment of the present invention. A central ...
	Apparatus and method of layering cache and architectural specific functions to permit generic interface definition It is therefore one object of the present invention to provide an improved cache controller for a data processing system. It is another object of the present invention ...

0.144
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved