Method, system, and program for diagnosing a computer in a network system |
| OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying ... |
|
Methods for quantitative analysis by tandem mass spectrometry |
| Embodiments of the present invention provide methods for deconvoluting contributions of a plurality ... |
|
Method for optimizing test development for digital circuits |
| The present invention provides test patterns to detect timing related failures in large digital ICs,... |
|
Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits |
| OF THE INVENTION The present invention provides a switchable pull-up circuit particularly well-... |
|
Testing of digital-to-analog converters |
| In general, a technique for testing digital-to-analog converters includes providing a set of ... |
|
Method and apparatus for failure detection utilizing functional test vectors and scan mode |
| OF THE INVENTION A method and software for failure detection of logic nodes within an integrated ... |
|
Testing apparatus embedded in scribe line and a method thereof |
| The object of the present invention therefore is to provide a testing apparatus embedded in a ... |
|
Method and apparatus for light-controlled circuit characterization |
| Principles of the present invention provide light-controlled circuit characterization techniques. F... |
|
|
Process for transmitting information bits with error correction coding, coder and decoder for the implementation of this process
| Details |
Inventors: Pyndiah, Ramesh; Adde, Patrick;
Assignee: France Telecom (Paris, FR)
Primary Examiner: Grant; William
Assistant Examiner: Marc; McDieunel
Attorney, Agent or Firm: Marshall, O'Toole, Gerstein, Murray & Borun
The bits transmitted are coded according to the product of at least two systematic block codes. Iterative decoding is applied in order to determine, at each code word search step, a data matrix ({R}) and a decision matrix ({D}) used for the following step. The new decision matrix is determined at each step by decoding the rows or columns of the input matrix, and the new data matrix is determined taking into account the correction terms which increase the reliability of the decoding on each iteration. The coding and decoding circuits (17) are rendered programmable by a puncturing technique allowing selection of the number of bits transmitted per coded block, the punctured bits preferably having uniformly distributed positions according to each dimension of the matrices. |
|
DETAILED DESCRIPTION The invention therefore proposes, in a process of the type indicated in the introduction, that a set of Y bits respectively having Y determined positions in the second binary matrix should not be transmitted towards the channel, and that the receiver places in the input matrix, in positions corresponding to the Y determined positions of the second binary matrix, samples the absolute values of which are representative of maximum confidence. The invention makes use of a technique similar to the puncturing techniques frequently used in the field of convolutional codes. The puncturing increases the efficiency of the code. In the case of convolutional codes, its aim is generally to achieve coding efficiencies in excess of 1/2 while using binary codes, i. e. those which have the least complex decoding trellis. In general, a punctured convolutional code has distance properties similar to those of a non-punctured code of identical efficiency. Puncturing, however, is not normally applied to block codes. In fact, there are numerous block codes with high efficiencies having optimum distance properties. It would therefore be expected that puncturing would degrade distance properties without achieving a gain in complexity which would be as appreciable as in the case of convolutional codes. The inventors were surprised to observe that, in the case of a product code, puncturing applied as indicated above, combined with the soft decision iterative decoding process, does not significantly degrade the performance of the codec. Let n, k and d be the product code parameters, in the form: ##EQU1## where L is the number of elementary codes the respective parameters of which are (n. sub. 1, k. sub. 1, d. sub. 1) (the case where L=2 is considered below, without limiting generality). k and n are the respective numbers of bits in the "first" and "second" binary matrices. The invention allows the number of redundancy bits contained in the matrix to be adapted to any number n-k-Y less than or equal to n-k, the receiver decoding circuit being the same whatever the number Y of punctured bits
|
| Related patents |
|
|
Process for transmitting information bits with error correction coding and decoder for the implementation of this process
The invention therefore proposes in a process of the type indicated in the introduction, that the first binary matrix comprises, in addition to the information bits, a ...
|
|
|
Punctured serial concatenated convolutional coding system and method for low-earth-orbit satellite data communication
In accordance with this invention, a coding system ideally suited for use in a low-Earth-orbit (LEO) satellite data communication network is provided. Data to be ...
|
|
|
Method and system for fast maximum a posteriori decoding
In the following description, for purposes of explanation and not limitation, specific details are set forth, such as particular circuits, circuit components, ...
|
|
|
Turbo decoder control for use with a programmable interleaver, variable block length, and multiple code rates
A control for a turbo decoder utilizing a MAP decoding algorithm comprises an address generator for addressing systematic data symbols, parity data symbols, and ...
|
|
|
Method and apparatus for turbo decoding of trellis coded modulated signal transmissions
Briefly, the present invention implements an iterative decoding system within a Trellis Coded Modulation communications environment. The improved Trellis-coded ...
|
|
|
Semiconductor integrated circuit boundary scan test with multiplexed node selection
The object of the present invention is therefore to provide a semiconductor integrated circuit having a test circuit built therein to facilitate the board test of ...
|
|
|
Testing the integrity of an electrical connection to a device using an onboard controllable signal source
OF THE INVENTION The present invention is directed to systems and a method for testing the integrity of an electrical connection mounted on a circuit assembly using an ...
|
|
|
Apparatus for I/O leakage self-test in an integrated circuit
According to one embodiment, an integrated circuit is disclosed that includes a first input/output (I/O) circuit and a leakage detection circuit coupled to the first I/O ...
|
|
|
Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests
The present invention provides a mechanism for boundary-scan design and test methodologies applicable to timing-critical high (above 200 MHz) speed clock designs, which ...
|
|
|
Independent remote computer maintenance device
It is an object of the present invention to provide an independent computing device for diagnosing and repairing a host computer. It is another object of the present ...
|
|
|