 IC substrate noise modeling including extracted capacitance for improved accuracy |
| An invention is described herein which provides methods and apparatus for modeling noise present in ... |
|
| Method for performing coupling analysis |
| Deterministic evaluation of coupling noise voltage is a function of many physical and electrical ... |
|
| Cell-based noise characterization and evaluation |
| OF THE INVENTION Aspects of the present invention include methods and apparatus for designing an ... |
|
| Adaptive test program generation |
| It is an advantage of some aspects of the present invention that an event handling mechanism is ... |
|
| Hybrid interface for packet data switching |
| The invention allows parallel transfer of data without the limitation imposed by the phase ... |
|
| System and method for approximating the coupling voltage noise on a node |
| OF THE PREFERRED EMBODIMENT Having summarized various aspects of the present invention, reference ... |
|
| Method and system for testing interconnected integrated circuits |
| The problems identified above are addressed by a system, device, and method for dynamically testing ... |
|
| Pulse code sequence analyzer |
| It is an object of the invention to provide pulse code sequence apparatus and a method for ... |
|
| System and method for efficient analysis of transmission lines |
| OF PREFERRED EMBODIMENTS The present invention provides systems and methods for analyzing ... |
|
| Optical calculating apparatus |
| It is an object of the invention to provide an optical calculating apparatus which can eliminate ... |
|
|
Programmable, reconfigurable DSP implementation of a Reed-Solomon encoder/decoder
| Details |
Inventors: Wolf, Tod D.;
Assignee: Texas Instruments Incorporated (Dallas, TX)
Primary Examiner: Baker; Stephen M.
Assistant Examiner:
Attorney, Agent or Firm: Marshall, Jr.; Robert D., Brady, III; W. James, Telecky, Jr.; Frederick J.
A programmable, reconfigurable Reed-Solomon encoder/decoder allows for flexible reprogramming of encoders and decoders for a variety of applications. The standard Reed-Solomon parameters of the Galois Field order, the primitive polynomial, the number of symbols for each codeword of the transmitted and source data are settable via writable registers. The Reed-Solomon encoder/decoder may be coupled to a digital signal processor which specifies the parameters loaded in the writable registers via data register space of data memory space. The decoder and encoder parameters are separately specified and the decoder and encoder can run simultaneously and independently. |
|
DETAILED DESCRIPTION This invention relates to programmable, reconfigurable implementations of Reed-Solomon encoder/decoder devices that could be cast into one of three separate designs.
The first design is a stand-alone Reed-Solomon encoder/decoder as illustrated in FIG.
4.
This first design includes built-in programmability and reconfigurability through the use of a specially designed Reed-Solomon control block.
This Reed-Solomon control block has its own state machine, a bank of special addressable registers, and control logic which allows the user to program and reconfigure the device for a wide variety of applications.
The major signals of the stand alone Reed-Solomon encoder/decoder are shown in FIG.
4 and this figure along with FIG.
7 will be used in the text to follow to describe the unique characteristics of this implementation which is the preferred embodiment of this invention.
This first design is supplied with built-in programmability and reconfigurability through the use of the specially designed Reed-Solomon control block.
This Reed-Solomon control block has its own state machine, a bank of special addressable registers, a data distribution network, and control logic which allows the user to program and reconfigure the device for a wide variety of applications.
FIG.
5 illustrates the second design of a Reed-Solomon encoder/decoder coprocessor that is to be used with a host DSP or CPU device.
This design also allows the user to interface with the host DSP or CPU and program and reconfigure the device for a wide variety of applications.
FIG.
5 shows a generic DSP, such as a Texas Instruments TMS320C54.
This digital signal processor includes plural execution units.
Exponent unit 132 handles exponent manipulation for floating point computations.
Multiply/add unit 134 includes a single cycle integer multiplier which may be used in multiply and accumulate operations using accumulators A and B 140.
Arithmetic logic unit 136 performs addition, subtraction and logical/compare operations
|
| Related patents |
|
|
Method and apparatus for transcoding coded picture signals from object-based coding to block-based coding
The invention provides a transcoder for transcoding a coded object-based picture signal that represents a picture to a coded block-based picture signal that also ...
|
|
|
Optimizing repeaters positioning along interconnects
A preferred embodiment of the present invention provides an aspect of interconnect design for optimizing delay characteristics of interconnects. The preferred embodiment ...
|
|
|
Method and apparatus for placing repeaters in a network of an integrated circuit
OF THE PREFERRED EMBODIMENT(S) FIG. 1 is a schematic diagram of a network or net 100 that is used to illustrate repeater insertion in accordance with the present ...
|
|
|
Parasitic element extraction apparatus
It is an object of the present invention to solve at least the problems in the conventional technology. The parasitic element extraction apparatus extracts parasitic ...
|
|
|
Voltage controlled oscillator including voltage controlled delay circuit with power supply noise isolation
Accordingly, one object of the present invention is a VCO which is less sensitive than prior art VCOs to power supply noise. Another object of the present invention is a ...
|
|
|
Bist architecture for measurement of integrated circuit delays
The IC to be tested is provided with, in one embodiment, a two-wire test bus, which passes near each circuit node of interest. Each node which is an input to a delay ...
|
|
|
Oscillator for measuring on-chip delays
FIG. 2 is a schematic diagram of an oscillator 200 configured, in accordance with the invention, to include a pair of similar test circuits 210A and 210B. Test circuits ...
|
|
|
Method and system for measuring signal propagation delays using ring oscillators
FIG. 2 is a schematic diagram of a conventional tester 200 connected to an FPGA 210 that has been configured to implement an oscillator and to determine the period and ...
|
|
|
Monitor TEG test circuit
OF THE PREFERRED EMBODIMENTS Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and ...
|
|
|
System, IC chip, on-chip test structure, and corresponding method for modeling one or more target interconnect capacitances
In summary, the present invention comprises a system, an IC chip, a test structure formed on the IC chip, and a corresponding method for modeling one or more target ...
|
|
|
Fault Detection 
