High speed current switch |
| OF THE INVENTION Referring to FIG. 4, a schematic diagram of a high-speed current switch 36 is ... |
|
Embedding certifications in executable files for network transmission |
| The Internet is a well known, global network of cooperatively interconnected computer networks. The ... |
|
Method and system for secure running of untrusted content |
| Briefly, the present invention provides restricted execution contexts for untrusted content (such ... |
|
Cross module representation of heterogeneous programs |
| The above-mentioned shortcomings, disadvantages and problems are addressed by the present invention,... |
|
Method and device for providing hidden storage in non-volatile memory |
| Techniques for implementing hidden storage in a non-volatile memory storage are disclosed. As will ... |
|
Protected control of devices by user applications in multiprogramming environments |
| OF THE INVENTION The disclosure of provisional patent application No. 60/079,356 filed Mar. 25, 199... |
|
Detecting unwanted properties in received email messages |
| Viewed from one aspect the present invention provides a method of detecting an e-mail message ... |
|
Single sign-on framework with trust-level mapping to authentication requirements |
| 1. An information security system comprising: plural information resources distributed amongst and ... |
|
Method and system for determining and maintaining trust in digital image files with certifiable time |
| It is, therefore, a general object of the present invention to provide novel systems, apparatus, ... |
|
|
Programming model for a coprocessor on a computer system
| Details |
Inventors: Anderson, Eric C.; Svendsen, Hugh B.; Sohn, A. Phillip;
Assignee: Apple Computer, Inc. (Cupertino, CA)
Primary Examiner: Kriess; Kevin A.
Assistant Examiner: Chaki; Kakali
Attorney, Agent or Firm: Blakely, Sokoloff, Taylor & Zafman
A computer system having a processor and a coprocessor, a method and apparatus for developing and executing tasks on a coprocessor. A teamwork operating system for utilizing the coprocessor, e.g. a digital signal processor, resides in part on the processor and in part on the coprocessor. Such a teamwork operating system provides for optimum throughput of work through the coprocessor. An Application Programming Interface (API) is provided to facilitate the development of host application programs that will utilize the coprocessor. A Task Programming Interface (TPI) and a Task Unit Definition Language (TUDL) are provided to facilitate the development of coprocessor code for execution on the coprocessor. |
|
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT A method and apparatus for controlling a coprocessor, namely a digital signal processor in a computer system, is described. In the following description, numerous specific details are set forth such as operating system functionality, in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that such detail is known to those skilled in the art and that the present invention may be practiced without these specific details. In other instances, well-known functions e. g. digital system processing algorithms and functions, have not been described in detail in order not to unnecessarily obscure the present invention. OVERVIEW OF A COMPUTER SYSTEM IN THE PREFERRED EMBODIMENT The preferred embodiment of the present invention may be practiced on computer systems having alternative configurations. FIG. 1 illustrates some of the basic components of such a computer system, but is not meant to be limiting to exclude other components or combinations of components. In any event, the computer system illustrated in FIG. 1 comprises a bus or other communication means 101 for communicating information, a processing means 102 (commonly referred to as a host processor) coupled with the bus 101 for processing information, a random access memory (RAM) or other storage device 103 (commonly referred to as a main memory) coupled with the bus 101 for storing information and instructions for the processor 102, a read only memory (ROM) or other static storage device 104 coupled with the bus 101 for storing static information and instructions for the processor 102. Other devices coupled to said bus 101 include a data storage device 105, such as a magnetic disk and disk drive for storing information and instructions, an alphanumeric input device 106 including alphanumeric and other keys for communicating information and command selections to the processor 102, a cursor control device 107, such as a mouse, track-ball, cursor control keys, etc, for controlling a cursor and communicating information and command selections to the processor 102, a display device 108 for displaying data input and output, a digital signal processor (DSP) 109 for processing DSP resource requests, an audio port 110 for input and output of audio signals and a telecommunications port 111 for input and output of telecommunication signals
|
| Related patents |
|
|
Method of dynamically adjusting NCP program memory allocation of SNA network
A method in accordance with the invention is implemented via a novel computer program referred to for convenience as NEWPROG. NEWPROG resides (executes) in one or more ...
|
|
|
Method for debugging in a parallel computer system and system for the same
The present invention solves the above-described problems, and therefore has an object to provide a method and system for sequentially executing programs which are ...
|
|
|
Arithmetic operation processing apparatus of the parallel processing type and compiler which is used in this apparatus
It is an object of the present invention to provide an arithmetic operation processing apparatus of the parallel arithmetic operating type in which the additional ...
|
|
|
System for inserting constructs into compiled code, defining scoping of common blocks and dynamically binding common blocks to tasks
We claim: 1. A computer implemented method performed within a multi-processing, multi-programming computer environment for reducing conflict among tasks concurrently ...
|
|
|
Determining a communication schedule between processors
To achieve the aforementioned objectives, a first aspect of the invention provides a method of determining a communication schedule in the case where data communication ...
|
|
|
Persistent/impervious event forwarding discriminator
It is an object of this invention to provide an EFD that is persistent in the face of catastrophic failures in the system and impervious to security breaches by rogue OSI...
|
|
|
Method and apparatus for controlling network and workstation access prior to workstation boot
The present invention is directed to a method and apparatus for preboot file and information transfer between workstations and other workstations or workstations and ...
|
|
|
Multilevel security port methods, apparatuses, and computer program products
According to the present invention, multilevel trusted systems associate multiple port endpoints with a single identifier code indication or name. Use of a single ...
|
|
|
Differential current-switch circuit, D/A conversion circuit and method of transient response reduction
Accordingly, an object of the present invention is to provide a differential current-switch circuit, a D/A conversion circuit employing this differential current-switch ...
|
|
|
Java security mechanism
In accordance with the invention, objects of classes loaded from the hard drive of a local client computer, after being found via the CLASSPATH are not automatically ...
|
|
|