Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Register-set-reordering-for-a-graphics-processor-based-upon-the-type-of-primitive-to-be-rendered

 Row redundancy block architecture
It is therefore an object of the present invention to provide a redundancy block architecture which ...


 Partitioned dynamic memory allowing substitution of a redundant circuit in any partition and using partial address disablement and disablement override
It is therefore an object of the present invention to provide a circuit architecture applicable, ...


 Shortened timeout period during frame retry in a communication link
The present invention is embodied in a system and method for asynchronously transmitting data ...


 System for selectively reducing capture effect in a network station by increasing delay time after a predetermined number of consecutive successful transmissions
We claim: 1. In a network station coupled to media of a network, a method of accessing the media, ...


 Media access control receiver and network management system
Broadly speaking, the present invention fills these needs by providing methods and apparatuses for ...


 System and method of printer image warping
The present invention is directed to apparatus and method for aligning a print image to be printed ...


 Initialization system for input/output processing units
It is therefore an object of the present invention to acquire correct failure information by ...


 Communication system capable of detecting missed messages
An object of the present invention is to provide a communication system of high reliability ...


 Changing the meaning of a pre-decode bit in a cache memory depending on branch prediction mode
OF THE PRESENT INVENTION FIG. 1 shows a block diagram of a portion of a computing system 100 in ...


 Battery saving synchronization method in a communcation apparatus
An object of the invention is to provide a communication apparatus and a communication method which ...


 Register set reordering for a graphics processor based upon the type of primitive to be rendered

Details
Inventors: Larson, Michael Kerry; Harkin, Patrick A.;
Assignee: S3 Incorporated (Santa Clara, CA)
Primary Examiner: Tung; Kee M.
Assistant Examiner:
Attorney, Agent or Firm: Fenwick & West LLP

A graphics system includes a graphics controller for rendering polygons with a minimum number of steps and registers. A host processor generates a display list that includes only the values necessary for rendering a primitive. The graphics controller includes a register file for receiving the display list either directly from the host processor or from system memory in which the host processor stored the display list. The graphics controller also includes logic to decode operational codes to ascertain which values from the register file must be used for rendering a primitive and which values can be skipped. Only the necessary values are transmitted to polygon and texture engines also included within the graphics processor.

DETAILED DESCRIPTION The present invention provides a technique and protocol for reordering the register sets comprising the register file based upon the type of primitive to be rendered.
Thus, the present invention eliminates from consideration parameters that are not required to render the indicated primitive.
As a result, the host processor only transmits necessary parameter values, and the graphics controller only loads and transfers the parameters necessary to render the particular primitive.
Primitive parameters are generated by a software driver in a system processor, and are provided to the graphics processor in the form of a display list.
The software driver places into the display only the parameters necessary to render the indicated primitive.
In the preferred embodiment, the graphics processor includes a prefetch unit that obtains the display list either directly from the system processor, or from system memory through a read operation.
In addition, the prefetch unit preferably also retrieves instructions from the system memory in the form of operational codes (or "opcodes").
The graphics processor also preferably includes an internal instruction execution unit that receives the opcode from the prefetch unit and decodes the opcode.
The execution unit also receives the display list and stores the display list in a register file.
The execution unit, as part of its opcode decoding, determines the type of primitive that is to be rendered, and accordingly, causes only the necessary register values from the register file to be transmitted to polygon and texture engines for rendering the primitive.



Related patents
  Preamplification method and apparatus for dram sense amplifiers
An object of the present invention is to improve reliability of read out in DRAM. Another object of the present invention is to increase the potential difference applied ...
  Semiconductor memory device
It is an object of the present invention to provide a semiconductor memory device including a FAMOS transistor type redundancy decoder circuit suitable for practical use....
  Semiconductor device
It is accordingly the object of this invention to provide a reliable semiconductor device which enables binary data to be stored in a nonvolatile memory element without ...
  Data stream smoothing using a FIFO memory
The present invention is directed to the use of a FIFO memory for communicating data from a DRAM to a testing device in a continuous data stream despite interruptions ...
  Semiconductor memory device having redundant circuit
Accordingly, a first object of this invention is to provide a semiconductor memory device capable of enhancing the access speed. A second object of this invention is to ...
  Redundant address decoder
Accordingly, an object of the present invention is to provide a redundant address decoder which can improve the memory access speed by providing a sufficient increase in ...
  Automatic transition charge pump for nonvolatile memories
Generally, the present invention provides a high voltage charge pump for programming a non-voltage memory that can operate at more than one power supply voltage. A low ...
  High speed static BiCMOS memory with dual read ports
A memory includes a plurality of cells with each cell containing a pair of cross-coupled N-channel field-effect transistors having set and reset nodes. Also in each cell,...
  Flexible redundancy architecture and fuse download scheme
What is claimed is: 1. In an integrated circuit comprising a plurality of circuit elements, some of which may be faulty, which respond to a discrete set of access ...
  Flexibilitiy for column redundancy in a divided array architecture
The present invention relates to an apparatus and method for implementing flexible redundancy memory blocks in a divided array architecture scheme incorporating a ...

0.054

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved