Personal computer memory bank parity error indicator |
| Referring now to the drawing, a personal computer includes a microprocessor 10 connected to a main ... |
|
Circuit for selectively preventing a microprocessor from posting write cycles |
| OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, an exemplary computer system S incorporating ... |
|
Method and system for concurrent computer transaction processing |
| The present invention is directed to a method, system, and bus agent for concurrent transaction ... |
|
Real-time synchronization of concurrent views among a plurality of existing applications |
| A synchronization system includes a motion event synchronizer and multiple application ... |
|
Data error correction circuit |
| It is an object of the present invention to provide a data error correction circuit wherein errors ... |
|
Differential to single-ended converter utilizing inverted transistors |
| An object of the present invention is to provide a differential to single-ended converter using I.... |
|
Semiconductor memory circuit |
| It is an object of the invention to provide a semiconductor memory circuit which is free from ... |
|
Dynamic event selection network |
| What is claimed is: 1. A digital dynamic event selection network for telephone and real time ... |
|
Neural network using random binary code |
| I claim: 1. A method of analog, parallel hardware implementation of neural networks with changeable ... |
|
|
Remote highlighting of objects in conferencing system by logically anding a highlight bitmap and a foreground bitmap
| Details |
Inventors: Martin, Rocco;
Assignee: Intel Corporation (Santa Clara, CA)
Primary Examiner: Burwell; Joseph R.
Assistant Examiner:
Attorney, Agent or Firm: Blakely, Sokoloff, Taylor & Zafman LLP
An apparatus and method for highlighting information between conference participants in a computer conferencing system is disclosed. In a computer conferencing system including a first participant coupled to a second participant via a communication medium, the first participant having a first display, a first cursor control device, and a first signal generation device, the second participant having a second display, a second cursor control device, and a second signal generation device, a process and apparatus is disclosed for highlighting information on a remote display. This process comprises the steps of: 1) selecting a highlighting tool using the first cursor control device and the first signal generation device, the highlighting tool being a computer implemented function represented by an icon; 2) displaying the icon representing the highlighting tool only on the first display and only while the tool is selected; 3) activating the highlighting tool using the first cursor control device and the first signal generation device; and 4) displaying a highlight image on both the first display, the colored highlight image being displayed by generating a highlight bitmap and a foreground image bitmap and logically ANDing together the highlight bitmap and the foreground image bitmap and the second display, the highlight image being displayed on the second display in a position corresponding to a position of the cursor on the first display. |
|
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT The present invention is an apparatus and method for highlighting information between conference participants in a conferencing system. In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one of ordinary skill in the art that these specific details need not be used to practice the present invention. In other instances, well known structures, interfaces, and processes have not been shown in detail in order not to obscure unnecessarily the present invention. Referring now to FIG. 1, a block diagram of the computer system hardware used in the preferred embodiment is illustrated. The computer system used in the preferred embodiment comprises a Bus 100 for communicating information between computer system components. These components coupled to Bus 100 include Processor 101. In the preferred embodiment, Processor 101 is an i486 or Pentium brand microprocessor manufactured by Intel Corporation, Santa Clara, Calif. Pentium and i486 are trademarks of Intel Corporation. Other system components include Random Access Memory (RAM) 102, Read Only Memory (ROM) 103, and mass storage device or disk drive 104. The computer system of the preferred embodiment also includes display device 105 coupled to the Bus 100 for displaying information to a computer user, an alphanumeric input device 106 coupled to the Bus 100 for communicating information and command selections to the Processor 101, a pointing device or cursor control device 107 coupled to the Bus 100 for communicating information and command selections to Processor 101, and a signal generation device 112 coupled to the Bus 100 for communicating command selections to the Processor 101. Display device 105 may be a liquid crystal device, cathode ray tube, or other suitable display device. Alphanumeric input device 106 is typically an alphanumeric or function key keyboard. Pointing device or cursor control device 107 is typically a mouse, trackball device, joystick or stylus allowing the computer user to dynamically signal the two dimensional movement of a visible symbol (i
|
| Related patents |
|
|
Magnetic bubble memory device
The present invention has been made to eliminate the conventional drawbacks and has for its object to provide a magnetic bubble memory device having minor loops of high ...
|
|
|
Data collection terminal interrupt structure
A data collection terminal includes a number of devices including a universal synchronous asynchronous receive transmit (USART) communication controller, a random access ...
|
|
|
Telescoping mobile crane
The invention is directed to a device which performs the operating of extending or retracting the idle telescoping part in a shortest possible time, for example, with ...
|
|
|
Interference suppression circuit for automobile radio receivers
We claim: 1. Interference pulse suppression circuit for a vehicular radio receiver, comprising: pulse amplifier means (8) having two input terminals, of which one is ...
|
|
|
Multi-way program branching circuits
The capability of implementing multi-way branches anywhere in the program based on any data is provided by including in the central processing unit a plurality of ...
|
|
|
Redundancy analyzer for automatic memory tester
What is claimed is: 1. Memory test apparatus for testing a memory under test (MUT) formed from physical structures which define a plurality of storage locations ...
|
|
|
Method and apparatus for testing memory devices and displaying results of such tests
The present invention provides an apparatus and method for testing a semiconductor device, and in real-time, displaying the spatial locations of errors on a display ...
|
|
|
Feedback shift register
OF THE PREFERRED EMBODIMENT FIG. 6 illustrates a preferred embodiment of the feedback shift register according to the present invention. The feedback shift register ...
|
|
|
Laser apparatus
Therefore, the primary object of the present invention is to provide a laser apparatus wherein a pumping source for providing energy for exciting a laser medium is, when ...
|
|
|
Multiple I/O bus virtual broadcast of programmed I/O instructions
According to the present invention, these and other objects and advantages are achieved in a method for performing an input/output process containing a programmed input/...
|
|
|