Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Sense-circuit-for-reading-data-stored-in-nonvolatile-memory-cells

 Preamplification method and apparatus for dram sense amplifiers
An object of the present invention is to improve reliability of read out in DRAM. Another object of ...


 Semiconductor memory device
It is an object of the present invention to provide a semiconductor memory device including a FAMOS ...


 Semiconductor device
It is accordingly the object of this invention to provide a reliable semiconductor device which ...


 Data stream smoothing using a FIFO memory
The present invention is directed to the use of a FIFO memory for communicating data from a DRAM to ...


 Semiconductor memory device having redundant circuit
Accordingly, a first object of this invention is to provide a semiconductor memory device capable ...


 Redundant address decoder
Accordingly, an object of the present invention is to provide a redundant address decoder which can ...


 Automatic transition charge pump for nonvolatile memories
Generally, the present invention provides a high voltage charge pump for programming a non-voltage ...


 High speed static BiCMOS memory with dual read ports
A memory includes a plurality of cells with each cell containing a pair of cross-coupled N-channel ...


 Flexible redundancy architecture and fuse download scheme
What is claimed is: 1. In an integrated circuit comprising a plurality of circuit elements, some of ...


 Flexibilitiy for column redundancy in a divided array architecture
The present invention relates to an apparatus and method for implementing flexible redundancy ...


 Sense circuit for reading data stored in nonvolatile memory cells

Details
Inventors: Pascucci, Luigi; Olivo, Marco;
Assignee: SGS-Thomson Microelectronics s.r.l. (IT)
Primary Examiner: Callahan; Timothy P.
Assistant Examiner:
Attorney, Agent or Firm:

A sense circuit for reading EPROM and ROM type memory cells employs a circuit for generating an offsetting current which is exempt of error during transients and which thus permits to achieve a reduced access time. On the other hand, the sense circuit maintains the intrinsic advantages of a current-offset sensing architecture which is represented by a substantially unlimited operating voltage range toward the maximum value VCC.sub.max. The current generating circuit is driven by means of a supplementary row of cells which is decoded at every reading and which replicates, during transients, the behaviour of the row selected for the reading.

DETAILED DESCRIPTION There is a need for a sense circuit which although possessing static operating characteristics comparable to the static operating characteristics of a current-offset type circuit or anyway having a wide operating range toward the maximum supply voltage (VCC.
sub.
max) also possess improved dynamic characteristics as compared to a current-offset circuit of the known type.
This objective is reached by means of the current-offset sense circuit which forms the object of the present invention.
Basically, the device for generating an unbalance between a reference cell branch of the sense circuit and another branch of the circuit comprising the selectively addressed array cell to be read, which is employed is basically a current generator and therefore, as in the case of a currentoffset sense circuit of the prior art, the sizes of the load transistors of the array side and of the reference side of the differential sense circuit are advantageously identical, thus avoiding the above mentioned drawbacks typical of a load-unbalance sense circuit.
The circuit is driven essentially by the same gate voltage which is present on the array cells and for this purpose it is necessary to introduce in the array of cells a supplementary row which is decoded at every reading, and which replicates during transients the behaviour of the array's row which is selected for reading.



Related patents
  Fault tolerant system employing majority voting
An object of the present invention is to provide a fault tolerant system which is able to select and output a normal signal whenever there is at least one normal ...
  High speed bus with virtual memory data transfer capability using virtual address/data lines
An improved high speed bus with virtual memory capability is disclosed. The bus has particular application in computer systems which employ peripheral devices. The bus ...
  Synchronizing two processors as an integral part of fault detection
What is claimed is: 1. A central processor unit including a fault detector means for detecting a fault in said central processor unit, said central processor unit ...
  Byzantine resilient fault tolerant shared memory data processing system
What is claimed is: 1. A fault tolerant data processing system for providing single fault Byzantine resilience, said system comprising: a plurality of fault containment ...
  Multiprocessor programmable interrupt controller system adapted to functional redundancy checking processor systems
It is the object of the current invention to provide a multiprocessor programmable interrupt controller (MPIC) system including, but not limited to, the following ...
  Protocol for interrupt bus arbitration in a multi-processor system
One object of the present invention is to provide for a multi-processor programmable interrupt controller (MPIC) system that uses an integrated circuit chip ...
  Multiprocessor computer backlane bus
OF THE PREFERRED EMBODIMENTS The following detailed description describes the logical, electrical, and connector specifications of Pyramid Technology Corporation's R-B ...
  Digital data processing methods and apparatus for fault detection and fault tolerance
The invention provides, in one aspect, a digital data processing device that includes a bus for transmitting signals (e.g., data and/or address information) between ...
  Method and apparatus for allocating display memory and main memory employing access request arbitration and buffer control
The present invention, generally speaking, provides a low-cost, moderate performance small computer system by allowing a single sharable block of memory to be ...
  Register set reordering for a graphics processor based upon the type of primitive to be rendered
The present invention provides a technique and protocol for reordering the register sets comprising the register file based upon the type of primitive to be rendered. T...

0.074

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved