Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Synchro-to-digital-converter

 Synchro-to-digital converter

Details
Inventors: Aramaki, Shigeru;
Assignee: Tamagawa Seiki Kabushiki Kaisha (JA)
Primary Examiner: Miller; Charles D.
Assistant Examiner:
Attorney, Agent or Firm: McGlew and Tuttle

A synchro-to-digital converter converts polyphase a.c. signals, delivered from a synchro, a resolver, or the like (hereinafter called simply a synchro) in correspondence to a rotational angle of the rotor thereof, into digital values. Two phase signals, adjacent to each other in the polyphase synchro signals, are selected in a predetermined mode by the use of higher bit signals obtained from an operational device, and are thereafter introduced into a D-A (digital-analog) converter driven by lower bit signals obtained from the operational device. The output signal from the D-A converter is compared with a reference signal so that the polarity thereof is discriminated. The operational device is continuously driven by the polarity-discriminated until the output signal from the D-A converter becomes zero. Thereby absolute digital values corresponding to the rotational angle of the rotor can be delivered at a high speed.

DETAILED DESCRIPTION Accordingly, a primary object of the present invention is to provide a synchro-to-digital converter whereby digital values representing an absolute angular position of the rotor of a synchro can be obtained.
Another object of the invention is to provide a synchro-to-digital converter, the construction of which is much simplified by the use of a polyphase-synchro signal converter instead of the conventional Scott-T transformer.
Still another object of the invention is to provide a synchro-to-digital converter which has a simpler construction because of the sine-function signal being digital-converted linearly in a range selected from the outputs of the polyphase-synchro signal converter.
A fourth object of the invention is to provide a synchro-to-digital converter wherein a polyphase-synchro signal converter is employed, so that not only the conventional pure binary code, but also the binary coded decimal code, or the ordinary decimal code can be obtained therefrom.
A fifth object of the invention is to provide a synchro-to-digital converter including a differential polyphase-synchro for reducing the output digits corresponding to any input angle to zero, so that the zero-adjustment of the converter is made possible.
A seventh object of the invention is to provide a synchro-to-digital converter including a timing pulse generating circuit whereby the converter is made insensible to any voltage fluctuation in the power source of the synchro.
An eighth object of the invention is to provide a synchro-to-digital converter wherein polarity discrimination can be carried out with both positive and negative polarities of a reference voltage, yet a high-speed synchro-to-digital conversion can be accomplished.
A ninth object of the invention is to provide a synchro-to-digital converter wherein an angular range for a sine function, selected among the outputs from a polyphase-synchro signal converter, is divided into two parts through a division circuit, whereby the number of output digits is doubled



Related patents
  Duty cycle control apparatus
What is claimed is: 1. Apparatus for controlling the duty cycle of an input signal having a period, said apparatus comprising: control means for controlling the ...
  Signal level comparing circuit
It is accordingly an object of this invention to provide a signal level comparing circuit which can process an input signal whose maximum voltage level stands higher ...
  Circuit arrangement for correcting slip errors in pcm receivers
I claim: 1. In a receiver for binary code words including information bits and redundancy bits to enable detection of an error, in combination: a line carrying incoming ...
  Redundant clock system utilizing nonsynchronous oscillators
In accordance with the present invention, there is provided a clock system with two nonsynchronized digital clocks, each having a select circuit for selecting the output ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved