Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection System-and-method-for-monitoring-point-identification

 Synchro-to-digital converter
Accordingly, a primary object of the present invention is to provide a synchro-to-digital converter ...


 Duty cycle control apparatus
What is claimed is: 1. Apparatus for controlling the duty cycle of an input signal having a period, ...


 Signal level comparing circuit
It is accordingly an object of this invention to provide a signal level comparing circuit which can ...


 Circuit arrangement for correcting slip errors in pcm receivers
I claim: 1. In a receiver for binary code words including information bits and redundancy bits to ...


 Redundant clock system utilizing nonsynchronous oscillators
In accordance with the present invention, there is provided a clock system with two nonsynchronized ...


 System and method for monitoring point identification

Details
Inventors: Brownmiller, Curtis; Bencheck, Michael; Tran, Minh T.; Branton, Robert; DeMoss, Mark; Landon, Steve;
Assignee: MCI Communications Corporation (Washington, DC)
Primary Examiner: Nguyen; Chau
Assistant Examiner:
Attorney, Agent or Firm:

A system and method for performance monitoring of a telecommunications network that uses a layered performance monitoring structure. First, the monitoring points within the network are identified according to a customer request. The customer request is used to generate a service provisioning request, which indicates the path endpoints and the desired level of service. If the service is a digital data service and is supported for monitoring purposes, the network elements closest to the path endpoints are identified as primary monitoring points and activated, and based upon the desired level of service, a number of intermediate secondary points along the path are also identified but not activated. If the service is not a digital data service but the customer desires monitoring, then monitoring points are similarly identified and activated. Second, an end-to-end threshold is set for each service requiring thresholding per the service provisioning request. Third, previously identified secondary monitoring points are activated in the event that a degradation or failure is detected at the path endpoints. Upon an indication of trouble, the higher performance monitoring layers command the lower layers to perform trouble isolation processing, during which the lower layers determine which secondary monitoring points must be activated to determine the origin of the problem. The higher layers command the lower layers to commence activation.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention is directed to an improved system and method for enhancing the performance monitoring capabilities of a telecommunications network management system.
Systems and methods are presented for: (1) identifying monitoring points within the network according to a customer request, (2) setting thresholds for services required by a customer along a network path, and (3) activating previously identified monitoring points in the event that a degradation or failure is detected at the path endpoints.
A telecommunications network can be divided into a mesh of network elements interconnected by digital circuits.
Together, the network elements and digital circuits transmit information between customer locations.
More precisely, digital circuits refer to electrical framing structures corresponding to particular digital data bit rates.
The higher the digital data bit rate, the more information that can be transmitted by a digital circuit.
As shown in Table 1, a DS0 level circuit has a digital data bit rate of 0.
064 megabits per second (Mbps).
This 0.
064 Mbps channel carries a single voice channel.
As further illustrated in Table 1, a DS1 circuit can carry information at 1.
544 Mbps, while a DS3 circuit can carry information at 44.
736 Mbps.
The DS0, DS1, and DS3 circuits are defined by the USA standard, which is also used in the countries of Australia, Canada and Japan.

TABLE 1
______________________________________
USA Standard CCITT Standard
Signal
Carrier Rate in Signal Carrier
Rate in
Level System Mbps Level System
Mbps
______________________________________
DS0 -- 0.
064 CEPT0 -- 0.
064
DS1 T1 1.
544 CEPT1 E1 2.
048
DS3 T3 44.
736 CEPT2 E3 34.
368
______________________________________
Table 1 also shows the digital bit rate in Mbps for CEPT0-CEPT2 circuits, which are used in CCITT countries



Related patents
  Unit switching apparatus with failure detection
It is an object of the present invention to provide a unit switching apparatus which can set a spare unit with the same setting as that of a faulty current unit within a ...
  Dynamic random access memory device having sense amplifier circuit arrays sequentially activated
It is therefore an important object of the present invention to provide a dynamic random access memory device which is improved in data access speed. To accomplish these ...
  Integrated semiconductor memory with parallel test capability and redundancy method
We claim: 1. An integrated semiconductor memory, comprising: U block groups (GP.sub.u=1 . . . U) each having groups of M memory cells (MC) and word lines (WL), and means ...
  Method and apparatus for testing a connection between digital processing modules, such as in digital printing
We claim: 1. A method of testing a connection between a first module and a second module, the first module and second module being intended to exchange digital ...
  Testing circuitry of internal peripheral blocks in a semiconductor memory device and method of testing the same
The invention may be implemented in a semiconductor memory integrated circuit by providing response circuitry at the ends of signal lines internal to the memory. E...
  Integrated circuit memory with column voltage holding circuit
An object of the present invention is to make an integrated circuit memory comprising a circuit that can be used to obtain a voltage at the column BL selected for the ...
  Double-row address decoding and selection circuitry for an electrically erasable and programmable non-volatile memory device with redundancy, particularly for flash EEPROM devices
In view of the state of art described, the object of the present invention is to realize a row address decoding and selection circuitry which allows the simultaneous ...
  Tightly coupled, low overhead RAM built-in self-test logic with particular applications for embedded memories
I claim: 1. A method of testing memory having a set of M memory locations, said method comprising the steps of: (a) generating a first sequence F.sub.k that is ...
  Standby current detecting circuit for use in a semiconductor memory device and method thereof
Therefore, it is an object of the present invention to provide a standby current detecting circuit and method for detecting where within a semiconductor memory device a ...
  Process and device for checking substrate wafers
Since a defect counting process, particularly a counting process carried out by an operator, is extremely time-consuming and tiring, one of the objects of the present ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved