Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection TFO-resynchronization-system

 Refresh operation control circuit for semiconductor device
An object of this invention is to provide a simple practical circuit to manage and control the ...


 Dynamic random access memory device with staggered refresh
One object of the present invention is to reduce a peak value of a current consumed in the DRAM in ...


 Semiconductor memory device improved for externally designating operation mode
An object of the present invention is to provide a semiconductor memory device in which a timing of ...


 Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
Accordingly, it is a primary objective of the present invention to provide an error correction and ...


 Integrated circuit I/O using a high performance bus interface
The present invention is designed to provide a high speed, multiplexed bus for communication ...


 Memory defect masking device
Therefore, the main objective of the present invention is to provide a memory defect masking device ...


 Bidirectional line switch ring network
Therefore, in view of the above-mentioned problems, the present invention has as its object the ...


 Virtual multi-port RAM
It is therefore an object of the present invention to provide a multi-port RAM structure which ...


 Decoding global drive/boot signals using local predecoders
One aspect of the invention comprises a decoding circuit for driving a word line associated with at ...


 Apparatus and method for CRC computation over fixed length blocks containing variable length packets of data received out of order
Overview FIG. 1 depicts a Page CRC Generator 101 and a Page Buffer Memory 102 of the present ...


 TFO resynchronization system

Details
Inventors: Hoppes, Brian R.;
Assignee: Tellabs Operations, Inc. (Naperville, IL)
Primary Examiner: Ghebretinsae; Temesghen
Assistant Examiner:
Attorney, Agent or Firm: Johnson & Associates

A method and apparatus is provided for use in an inband signaling system for quickly resynchronizing devices in the system after synchronization is lost. Synchronization is quickly established by continuing to apply a synchronization technique even while the devices are synchronized, as opposed to starting the synchronization technique only after synchronization is lost.

DETAILED DESCRIPTION An embodiment of the invention provides a method of maintaining synchronization of an inband signaling system comprising the steps of: collecting inband signaling information from samples in a signaling channel; synchronizing the signaling system based on the collected inband signaling information; and continuing to collect inband signaling information while the signaling system is synchronized for use in resynchronizing the signaling system when synchronization is lost.
Another embodiment of the invention provides a method of facilitating tandem free operation of two devices in an inband signaling system having an inband signaling message comprised of the concatenation of the least significant bit of every M.
sup.
th sample of a digital signaling channel, the method comprising the steps of: collecting the least significant bit of samples of the digital signaling channel; filling M sample grids with the collected bits to provide M possible sample grids; determining whether any of the M sample grids match a reference bit pattern in order to detect the presence of an inband signaling channel; synchronizing the two devices using a detected inband signaling channel; and continuing to fill the M sample grids while the two devices are synchronized in order to maintain all of the possible sample grids to facilitate rapid resynchronization of the two devices if synchronization is lost.
One embodiment includes a tandem free operation inband signaling synchronization system comprising: a storage device for maintaining a plurality of sample grids, wherein samples are collected from a signaling channel and are used to fill the plurality of sample grids; and a detector for detecting the presence of an inband signaling channel based on the contents of the plurality of sample grids, wherein a detected inband signaling channel is used to synchronize devices to facilitate tandem free operation, and wherein the collection of samples continues during synchronization to maintain the plurality of sample grids for facilitation of rapid resynchronization



Related patents
  Optical data bus having a statistical access method
In an optical data bus of the above species, the object of the present invention is to obtain, particularly with CSMA/CD access methods, the most simple as possible ...
  Device for differential-mode information transmission between at least two elements of a motor vehicle
The object of the invention is thus to resolve these problems by proposing an information transmission device which is simple, reliable and makes it possible to ensure ...
  Circuit and method for signal transmission
Bearing in mind the above-described problems with the prior art techniques, the present invention was made. Accordingly, it is an object of the present invention to ...
  Non-volatile RAM cell with enhanced conduction insulators
What is claimed is: 1. A memory system comprising; a semiconductor substrate, a volatile memory cell having a data node formed in said substrate, a non-volatile device ...
  Target location systems
What we claim is: 1. A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship, ...
  Multiple bit output dynamic random-access memory
An improvement for a dynamic random-access memory which includes memory cells coupled to sense amplifiers by bit lines is described. The memory includes a digital ...
  Autonomous N-modular redundant fault tolerant clock system
In accordance with the present invention, a fault tolerant clock system comprises a first set of fault containment regions that include a plurality of clock units, all ...
  Expandable digital error detection and correction device
What is claimed is: 1. An error detection and correction device (300) comprising in combination: a first device bus (310); a second device bus (312); a third device bus (...
  Automated safestore stack generation and move in a fault tolerant central processor
What is claimed is: 1. A fault tolerant central processing unit comprising: A) data manipulation circuitry including a plurality of software visible registers, each said ...
  Method and circuitry arrangement for refreshing data stored in a dynamic MOS memory
It is an object of the invention to provide a method for the refreshing of data stored in a dynamic MOS memory, which serves as a working memory of a microcomputer ...

0.044

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved