Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home Fault Detection Target-location-systems

 Memory defect masking device
Therefore, the main objective of the present invention is to provide a memory defect masking device ...


 Bidirectional line switch ring network
Therefore, in view of the above-mentioned problems, the present invention has as its object the ...


 Virtual multi-port RAM
It is therefore an object of the present invention to provide a multi-port RAM structure which ...


 Decoding global drive/boot signals using local predecoders
One aspect of the invention comprises a decoding circuit for driving a word line associated with at ...


 Apparatus and method for CRC computation over fixed length blocks containing variable length packets of data received out of order
Overview FIG. 1 depicts a Page CRC Generator 101 and a Page Buffer Memory 102 of the present ...


 Semiconductor memory device having even and odd numbered bank memories
An object of this ivention is to provide a semiconductor memory device which can simultaneously ...


 Semiconductor memory device having split operation and capable of reducing power supply noise
An object of the present invention is to provide a semiconductor memory device that effectively ...


 Monolithically integrated semiconductor circuit
I claim: 1. Monolithically integrated digital semiconductor circuit, comprising an address decoder, ...


 Semiconductor device with component circuits under symmetric influence of undesirable turbulence
It is therefore an important object of the present invention to provide a semiconductor memory ...


 Memory output circuit
I claim: 1. In a semiconductor memory, an output circuit comprising: an output transistor series ...


 Target location systems

Details
Inventors: Johnson, Phillip L. M.;
Assignee: Plessey Handel und Investments AG (CH)
Primary Examiner: Tubbesing; T. H.
Assistant Examiner:
Attorney, Agent or Firm: Fleit & Jacobson

A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship and means for driving the transducers with transmitter pulse signals at the frequencies Fo and Fo+Fb respectively which are arranged to increase progressively in frequency during each pulse to Fo+.DELTA.f and Fo+Fb+.DELTA.f respectively where .DELTA.f is equal to or less than Fb, and an echo signal receiver comprising receiving transducer means feeding a filter bank, the filter bank comprising a plurality of filters which cover in aggregate a predetermined frequency band, each filter being adapted to cover one slot or section of the band whereby the bearing of a target from which an echo signal of a transmitter pulse signal is received, is indicated in accordance with the slot or slots in which the echo signal is received.

DETAILED DESCRIPTION What we claim is: 1.
A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship, means for driving the transducers with transmitter pulse signals at the frequencies Fo and Fo+Fb respectively which are arranged to increase progressively in frequency during each pulse to Fo+.
DELTA.
f and Fo+Fb+.
DELTA.
f respectively, where .
DELTA.
f is equal to or less than Fb, and an echo signal receiver comprising receiving transducer means feeding a filter bank the filter bank comprising a plurality of filters which cover in aggregate a predetermined frequency band, each filter being adapted to cover one slot, or section of the band whereby the bearing of a target from which an echo signal of the transmitter pulse signal is received is indicated in accordance with the slot or slots in which the echo signal is received.
2.
A target location system as claimed in claim 1 wherein the transducers are arranged to feed the filter bank via an envelope detector.
3.
A target location system as claimed in any one of claims 1 and 2, wherein the signal transmitter transducers are adapted for sonar applications.
4.
A target location system as claimed in any one of claims 1 and 2 wherein the signal transmitter transducers are adapted for use in a radar system.
5.
A target location system comprising a signal transmitter including a pair of signal transmitter transducers arranged in spaced apart relationship, means for driving the transducers with transmitter pulse signals at the frequencies Fo and Fo+Fb, respectively, which are arranged to increase progressively in frequency during each pulse to Fo+.
DELTA.
f and Fo+Fb+.
DELTA.
f, respectively, where .
DELTA.
f is equal to or less than Fb, and an echo signal receiver comprising receiving transducer means feeding frequency detector means operative to provide an indication of a target bearing in dependence upon the difference frequency between transmitted pulses reflected contemporaneously from the target to the receiving transducer means



Related patents
  Multiple bit output dynamic random-access memory
An improvement for a dynamic random-access memory which includes memory cells coupled to sense amplifiers by bit lines is described. The memory includes a digital ...
  Autonomous N-modular redundant fault tolerant clock system
In accordance with the present invention, a fault tolerant clock system comprises a first set of fault containment regions that include a plurality of clock units, all ...
  Expandable digital error detection and correction device
What is claimed is: 1. An error detection and correction device (300) comprising in combination: a first device bus (310); a second device bus (312); a third device bus (...
  Automated safestore stack generation and move in a fault tolerant central processor
What is claimed is: 1. A fault tolerant central processing unit comprising: A) data manipulation circuitry including a plurality of software visible registers, each said ...
  Method and circuitry arrangement for refreshing data stored in a dynamic MOS memory
It is an object of the invention to provide a method for the refreshing of data stored in a dynamic MOS memory, which serves as a working memory of a microcomputer ...
  Refresh operation control circuit for semiconductor device
An object of this invention is to provide a simple practical circuit to manage and control the timing of refresh such that the refresh operation is automatically carried ...
  Dynamic random access memory device with staggered refresh
One object of the present invention is to reduce a peak value of a current consumed in the DRAM in the refresh operation. Another object of the present invention is to ...
  Semiconductor memory device improved for externally designating operation mode
An object of the present invention is to provide a semiconductor memory device in which a timing of change of an external control signal generated for designating an ...
  Multiple bit error detection and correction system employing a modified Reed-Solomon code incorporating address parity and catastrophic failure detection
Accordingly, it is a primary objective of the present invention to provide an error correction and detection technique for semiconductor memory arrays which processes a ...
  Integrated circuit I/O using a high performance bus interface
The present invention is designed to provide a high speed, multiplexed bus for communication between processing devices and memory devices and to provide devices ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved