Method and apparatus for failure detection utilizing functional test vectors and scan mode |
| OF THE INVENTION A method and software for failure detection of logic nodes within an integrated ... |
|
Testing apparatus embedded in scribe line and a method thereof |
| The object of the present invention therefore is to provide a testing apparatus embedded in a ... |
|
Method and apparatus for light-controlled circuit characterization |
| Principles of the present invention provide light-controlled circuit characterization techniques. F... |
|
Method and system for instrumenting simulation models |
| It is therefore an object of the invention to provide a method and system for interactively ... |
|
Facilitating simulation of a model within a distributed environment |
| The shortcomings of the prior art are overcome and additional advantages are provided through the ... |
|
Hardware instruction scheduler for short execution unit latencies |
| In accordance with the present invention an apparatus for scheduling a stream of instructions per ... |
|
Multi-threading for a processor utilizing a replay queue |
| I. Introduction According to an embodiment of the present invention, a processor is provided that ... |
|
Checkpointing of register file |
| The invention in one aspect includes methodology to perform an extra read from a register file ... |
|
Data synchronization of multiple remote storage |
| The present invention provides a method, and architecture for implementing that method, of ... |
|
|
Testing the integrity of an electrical connection to a device using an onboard controllable signal source
| Details |
Inventors: Brooks, Leslie Mayes;
Assignee: ZEN Licensing Group LLP (Atlanta, GA)
Primary Examiner: Ballato; Josie
Assistant Examiner: Sundaram; T. R.
Attorney, Agent or Firm: Troutman Sanders LLP, Lafferty; Wm. Brook
An apparatus and method for testing the integrity of an electrical connection (222) to a device (205) using an onboard controllable signal source (300). The onboard controllable signal source provides a test signal output (310) via an electrical signal path (305) without having to directly probe the signal path or the electrical connection. The test signal has a selectable frequency that can be selected to be harmonically unrelated to any other signal from the device. A capacitive sensor (215) positioned over the device (205) and the connector (225) detects the energy of the test signal coupled through the electrical connection. The sensor compares the detected amplitude of the test signal to a threshold value and the outcome of the comparison is indicative of the integrity of the electrical connection. |
|
DETAILED DESCRIPTION OF THE INVENTION The present invention is directed to systems and a method for testing the integrity of an electrical connection mounted on a circuit assembly using an onboard controllable signal source. In general, the integrity of the electrical connection is determined by whether the electrical connector, such as a pin or solder pad, is properly connected to an electrical signal path on the circuit assembly. For example, the electrical connector may be properly soldered to the signal path or wire trace on the circuit assembly, i. e. , a good electrical connection. However, an improperly soldered electrical connector may result in an open circuit or a short circuit on the printed circuit assembly on the device, i. e. , a bad electrical connection. Use of the improved apparatus and improved method of the present invention allows for detection of a bad electrical connection, even when there is no probe access to the connection itself or to a signal path related to the connection. Referring now to FIGS. 3 through 5, in which like numerals represent like elements throughout the several figures, the preferred embodiment, and the various aspects of the present invention are described. FIG. 3 is a diagram illustrating an apparatus for testing the integrity of an electrical connection without having access to the electrical connection. The apparatus includes an onboard controllable signal source 300, an electrical signal path 305, an electrical connector 225 (such as a pin or solder pad) of the device 205 that is mounted on a printed circuit board 210, all which are part of a printed circuit assembly 200, and a capacitive sensor 215 near the electrical connection 222. The controllable signal source 300 is mounted to the printed circuit assembly 200, also called a circuit assembly. Typically, the controllable signal source 300 is an integrated circuit (such as a microprocessor) or an oscillator (such as a voltage controlled oscillator). A key characteristic of the controllable signal source 300 is that it is capable of generating or providing a test signal on a test signal output 310 of the controllable signal source 300
|
| Related patents |
|
|
Apparatus for I/O leakage self-test in an integrated circuit
According to one embodiment, an integrated circuit is disclosed that includes a first input/output (I/O) circuit and a leakage detection circuit coupled to the first I/O ...
|
|
|
Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests
The present invention provides a mechanism for boundary-scan design and test methodologies applicable to timing-critical high (above 200 MHz) speed clock designs, which ...
|
|
|
Independent remote computer maintenance device
It is an object of the present invention to provide an independent computing device for diagnosing and repairing a host computer. It is another object of the present ...
|
|
|
Method, system, and program for diagnosing a computer in a network system
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying drawings which form a part hereof and which illustrate several ...
|
|
|
System and method for identifying executable diagnostic routines using machine information and diagnostic information in a computer system
FIG. 1 is a diagram illustrating an embodiment of a computer system. FIG. 1 depicts a computer system 100. Computer system 100 includes a processor 110, a chipset 120, ...
|
|
|
Methods for quantitative analysis by tandem mass spectrometry
Embodiments of the present invention provide methods for deconvoluting contributions of a plurality of analytes utilizing a tandem mass spectrometry, or MS.sup.n signal. ...
|
|
|
Design-for-testability method for path delay faults and test pattern generation method for path delay faults
OF THE INVENTION First Embodiment A first embodiment of the present invention relates to a design-for-testability method of changing the design of an integrated circuit ...
|
|
|
Method for optimizing test development for digital circuits
The present invention provides test patterns to detect timing related failures in large digital ICs, to rapidly detect least slack paths. Such digital ICs typically ...
|
|
|
Switchable pull-ups and pull-downs for IDDQ testing of integrated circuits
OF THE INVENTION The present invention provides a switchable pull-up circuit particularly well-suited for use in IDDQ testing of integrated circuits having input and ...
|
|
|
Testing of digital-to-analog converters
In general, a technique for testing digital-to-analog converters includes providing a set of digital input signals to the digital-to-analog converters and comparing a ...
|
|
|