Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Asynchronous-transfer-mode-based-service-consolidation-switch

 Architecture for high speed class of service enabled linecard
Introduction The present invention is a linecard architecture that provides packet routing with ...


 Approximated per-flow rate limiting
Overview The present Application discloses a rate limit scheme, using actual flow data rate ...


 Network switch having system for automatically detecting change in network node connection
What is claimed is: 1. A multiport data communication system for transferring data packets between ...


 Method and apparatus for reordering packet data units in storage queues for reading and writing memory
The invention is directed to a method and system for reordering data units that are to be written ...


 Enqueue operations for multi-buffer packets
Referring to FIG. 1, a network system 10 for processing data packets includes a source 12 of data ...


 High performance self balancing low cost network switching architecture based on distributed hierarchical shared
The present invention is directed to a communications component for network communications. The ...


 Methods and systems providing fair queuing and priority scheduling to enhance quality of service in a network
According to one embodiment of the present invention, there is provided an Integrated Bandwidth L...


 Method for aging table entries in a table supporting multi-key searches
The invention is for use with a table containing a plurality of data entries, each of the data ...


 Enhancing performance by pre-fetching and caching data directly in a communication processor's register set
OF THE INVENTION Various aspects of packet processing integrated circuits are discussed in U.S. P...


 Coherency coverage of data across multiple packets varying in sizes
The present invention overcomes the disadvantages of the prior art by providing a technique that ...


 Asynchronous transfer mode based service consolidation switch

Details
Inventors: Hauser, Stephen A.; Caldara, Stephen A.; Manning, Thomas A.;
Assignee: Fujitsu Network Communications, Inc. (Richardson, TX); Fujitsu Limited (Kanagawa-ken, JP)
Primary Examiner: Kizou; Hassan
Assistant Examiner: Pezzlo; John
Attorney, Agent or Firm: Weingarten, Schurgin, Gagnebin & Lebovici LLP

An asynchronous transfer mode (ATM) based service consolidation switch (10) includes an input/output module (22) having a to-switch port (TSPP) processor (90) and a from-switch port processor (FSPP) (92). The TSPP (90) and the FSPP (92) communicate with a bandwidth arbiter (114), multipoint topology controllers (116), and a data crossbar (117) on a switch control module (32). The TSPP (90) receives traffic over links for conversion into an internal cell format. Internal cells are buffered until allowed to transfer to an appropriate FSPP (92). Multipoint topology controllers (116) performs translations for internal switch flow control through interactions between the TSPPs (90), FSPPs (92), and the bandwidth arbiter (114). The bandwidth arbiter (114) performs appropriate bandwidth arbitration to allow internal cells to flow from TSPPs (90) to FSPPs (92) over the data crossbar (117).

DETAILED DESCRIPTION From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of services through an asynchronous transfer mode based operation.
In accordance with the present invention, an asynchronous transfer mode based service consolidation switch is provided that substantially eliminates or reduces disadvantages and problems associated with conventional telecommunications switches.
According to an embodiment of the present invention there is provided an asynchronous transfer mode based service consolidation switch that includes a to-switch port processor for converting network traffic into cells having an internal cell based format.
A bandwidth arbiter determines appropriate bandwidth to transfer the cells stored at the to-switch port processor.
A data crossbar transfer the cells from the to-switch port processor according to the determined bandwidth.
A from-switch port processor receives the cells from the data crossbar and converts the cells into a network traffic configuration for transfer over a network link.
A multipoint topology controller controls an amount of cell flow within the data crossbar.
The present invention provides various technical advantages over conventional telecommunication switches.
For example, one advantage is the ability to transfer cells with, guarantees against cell loss.
Another example is to provide switch flow control within a telecommunication switch.
Other examples are readily ascertainable by one skilled in the art from the following figures, descriptions and claims.



Related patents
  Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses
A network switch according to the present invention includes a plurality of first network ports, a plurality of second network ports, a first bus coupled to the first ...
  Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying drawings which form a part hereof and which illustrate several ...
  High-speed data bus for network switching
The specification will be organized as follows: 1. BlazePath.TM./BlazeFire.TM. Architecture/Chip Set 2. Header "Canonicalization" and Packet "Cellularization" 3. BlazeW...
  Method and apparatus for data buffer management in a communications switch
OF A PREFERRED EMBODIMENT OF THE INVENTION Generally, the present invention provides a method and apparatus for buffering data cells in a queuing element included in ...
  Handling contiguous memory references in a multi-queue system
What is claimed is: 1. A controller for a random access memory comprises: control logic, including an arbiter that detects a status of outstanding memory references to ...
  Communication between processors
Referring to FIG. 1, a computer system 26 includes two processors 1, 2. Each processor 1, 2 has a corresponding static random access memory (SRAM) 21, 22 for storing ...
  Optimizations to receive packet status from fifo bus
According to one aspect of the invention, a method is described of receiving bytes of data from a media device includes issuing N consecutive requests, each for M bytes, ...
  Storing frame modification information in a bank in memory
The present invention comprises a method and system for reserving frame modification information in a data storage unit. In one embodiment, a system comprises a ...
  Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a controller both located on the same semiconductor chip. The controller ...
  Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random access memory includes fetching a read lock memory reference request ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved