Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Channel-allocation-system-for-distributed-digital-switching-network

 Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements
A method and apparatus for providing local control of processing elements in a network of multiple ...


 System and method for queuing of tasks in a multiprocessing system
OF THE INVENTION The block diagram of FIG. 1 illustrates a multi-node network 10 configured as a ...


 System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
The problems outlined above are in large part solved by a device and method for improving memory ...


 Load and store unit for a vector processor
A load/store unit within a vector processor services memory requests to load or store vectors (...


 Smart buffer size adaptation apparatus and method
The present invention is directed toward a data communication system, comprising a frame processing ...


 Creation and use of control information associated with packetized network data by protocol drivers and device drivers
OF THE PREFERRED EMBODIMENTS As used herein, the term "software component" refers to any set of ...


 Reconfigurable computing architecture for providing pipelined data paths
The present invention is a reconfigurable data path whose functionality is controlled by a ...


 Multiple thread multiple data predictive coded parallel processing system and method
Accordingly, it is an object of the present invention to process large quantities of data with a ...


 Distributed data dependency stall mechanism
The invention resides in allowing each probe queue in a multiprocessor computer system to be ...


 Method and apparatus for arbitrating between command streams
The present invention provides a method and apparatus for arbitrating between command streams. In ...


 Channel allocation system for distributed digital switching network

Details
Inventors: Cotton, John M.; Pieper, Gary V.;
Assignee: IPC Information Systems, Inc. (Stamford, CT)
Primary Examiner: Olms; Douglas W.
Assistant Examiner: Nguyen; Chau T.
Attorney, Agent or Firm: Morgan & Finnegan

A channel allocation system for selecting the earliest available switch port and time division multiplexed channel for an outgoing transmission in a network of switch elements interconnected by a series of communications paths. An availability table for maintaining the free/busy state of each channel on each switch port in the switch element is provided. Means are additionally provided for limiting the search of the availability table for the earliest available channel to certain desired switch ports and channels.

DETAILED DESCRIPTION OF THE DRAWINGS A.
System Layout FIG.
1 illustrates a switching network for interconnecting various types of voice or data equipment and telephone lines, indicated generally as units 11-15 in accordance with the instant invention.
In the preferred embodiment, the switching network generally includes four stages.
The first two stages, referred to as interface (I/F) switches 22 and access switches (AS) 24, are in terminal units (Tu's) 20 which provide an entry point to the switching network for telephone lines and terminal equipment.
The third and fourth stages, referred to as the section switches 26 and the reflection switches 28, respectively, are located on individual switch planes 30.
Each of the terminal units 20 includes fourteen interface switches 22 and three access switches 24.
Each of the interface switches in a terminal unit is coupled by a communications link to each of the three associated access switches.
In the preferred embodiment, there are six switching planes 30 in the switching network.
Each of the 3 access switches of a terminal unit is coupled to a different set of four out of the six switching planes via its corresponding communications link.
A section switch on a switching plane is linked to two out of the three access switches from each terminal unit and, therefore, since there are nineteen section switches on a switching plane in a maximum system of this configuration, there can be as many as ninety-five terminal units coupled to each plane.
In the maximum system of this configuration each switching plane also includes nine reflection switches 28, each of which is linked to all of the other section switches.
With this arrangement, a communication path can be established from a key station to a line termination via an interface switch and any one of three access switches and an interface switch at the key station end, appropriate section switches and reflection switches on any one of six switching planes, and any one of three access switches and the interface switch at the line end



Related patents
  Memory controller with priority queues
In an illustrative embodiment of the invention, a memory controller receives reads, memory writes, and cache writes. A pending read is selected and issued to memory. W...
  Multiple register bank system for concurrent I/O operation in a CPU datapath
The invention relates generally to computers and, more particularly, to the central processing unit (CPU) of a register-based computer. General purpose register-based ...
  Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions
A processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions is described. The invention includes a predetermined ...
  Lock control for a shared main storage data processing system
The object of the present invention is to provide an improved lock control for sharing a main storage. Another object of the present invention is to provide a lock ...
  Distributed processing memory chip with embedded logic having both data memory and broadcast memory
The present invention provides computer memory chips which include internal computational logic and secondary memory that may be broadcast to in all chips simultaneously ...
  Method and apparatus for locally generating addressing information for a memory access
The present invention overcomes many of the disadvantages of the prior art by providing a system whereby a processor or the like need not provide an address to a memory ...
  System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs
Thus, a general purpose of the present invention is to provide a peripheral I/O controller supporting multiple, parallel variable bandwidth data streams over a high ...
  Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer
The aforementioned problems are addressed by the present invention in which formatted debug information is output by a network device to an image forming apparatus to ...
  Asynchronous transfer mode based service consolidation switch
From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of services through an asynchronous transfer mode based operation. In ...
  Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
Embodiments of the present invention provide a transaction ordering mechanism for processor-based computing systems which ensures proper ordering of transactions between ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved