Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Computer-with-remote-wake-up-and-transmission-of-a-status-packet-when-the-computer-fails-a-self-test

 Method and apparatus for synchronized message passing using shared resources
In accordance with principles of the present invention, to facilitate communication between a first ...


 Method and apparatus for network interface card load balancing and port aggregation
Broadly speaking, the present invention fills these needs by providing methods and apparatus for ...


 System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier
OF THE INVENTION Having summarized various aspects of the present invention, reference will now be ...


 Asynchronous transfer mode based service consolidation switch
From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of ...


 Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses
A network switch according to the present invention includes a plurality of first network ports, a ...


 Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying ...


 High-speed data bus for network switching
The specification will be organized as follows: 1. BlazePath.TM./BlazeFire.TM. Architecture/Chip S...


 Method and apparatus for data buffer management in a communications switch
OF A PREFERRED EMBODIMENT OF THE INVENTION Generally, the present invention provides a method and ...


 Handling contiguous memory references in a multi-queue system
What is claimed is: 1. A controller for a random access memory comprises: control logic, including ...


 Communication between processors
Referring to FIG. 1, a computer system 26 includes two processors 1, 2. Each processor 1, 2 has a ...


 Computer with remote wake up and transmission of a status packet when the computer fails a self test

Details
Inventors: Klein, Philippe; Ben-Michael, Simoni; Menachem, Avraham; Shvimmer, Sarit;
Assignee: Digital Equipment Corporation (Maynard, MA)
Primary Examiner: Sheikh; Ayaz R.
Assistant Examiner: Wiley; David
Attorney, Agent or Firm: Cesari and McKenna, LLP

An apparatus for use in a computer has a network interface subsystem having power applied thereto when power is removed from other components of the computer. A receiver in the network interface subsystem receives a packet directed to the computer from the network, and in response to receipt of a selected packet, restores power to the other components of the computer. Upon restoration of power to the other components of the computer, a signalling device reports status of at least one of the other components of the computer to the network interface subsystem. A transmitter in the network interface subsystem sends, in response to the signalling device, a status packet onto the network giving a status of the computer in the event that a component is not functional, following restoration of power to the other components of the computer. The computer has a processor which executes a self test upon restoration of power to the processor, and a self test signalling device to signal to the network interface subsystem the results of the self test, to initiate transmission of a status packet by the network interface onto the network in the event that the computer fails the self test. The signalling device may be a management bus, and the management bus may operate under the I2C protocol. The receiver uses imperfect filtering to identify a wake up packet, and also may use a mask in performing imperfect filtering.

DETAILED DESCRIPTION The failure of a component of a computer upon the awakening of the computer is brought to the attention of proper authorities by transmitting a status packet onto a network.
An apparatus for use in a computer has a network interface subsystem having power applied thereto when power is removed from other components of the computer.
A receiver in the network interface subsystem receives a packet directed to the computer from the network, and in response to receipt of a selected packet, restores power to the other components of the computer.
Upon restoration of power to the other components of the computer, a signaling device reports status of at least one of the other components of the computer to the network interface subsystem.
A transmitter in the network interface subsystem sends, in response to the signaling device, a status packet onto the network giving a status of the computer in the event that a component is not functional, following restoration of power to the other components of the computer.
The computer has a processor which executes a self test upon restoration of power to the processor, and a self test signaling device to signal to the network interface subsystem the results of the self test, to initiate transmission of a status packet by the network interface onto the network in the event that the computer fails the self test.
The signaling device may be a management bus, and the management bus may operate under the I2C protocol.
The receiver uses imperfect filtering to identify a wake up packet, and also may use a mask in performing imperfect filtering.
Other and further aspects of the present invention will become apparent during the course of the following description and by reference to the accompanying drawings.



Related patents
  Low power, high speed communications bus
The solution to the problem of data communication between a CPU and a memory where the internal speed of the CPU is mismatched to the access speed of the memory is a ...
  Apparatus and method for handling multiple mergeable misses in a non-blocking cache
In light of the above, therefore, according to a broad aspect of the invention, disclosed herein is a multi-level cache and method for merging cache misses which access ...
  Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues
The present invention provides a method and apparatus for maintaining one or more queues of varying types of elements. In the following description, numerous specific ...
  Method and system for executing a program within a multiscalar processor by processing linked thread descriptors
The multiscalar processing paradigm disclosed herein overcomes numerous deficiencies of the previously proposed multiscalar paradigm through improvements to both the ...
  Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM
To solve the problems, an object of the invention is to provide a single chip microcomputer employing a register bank method. This microcomputer efficiently uses chip ...
  Method and apparatus for packetizing data into a data stream
OF A PREFERRED EMBODIMENT Generally, the present invention provides a method and apparatus for packetizing data. Such processing begins by determining the bit time ...
  Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a controller both located on the same semiconductor chip. The controller ...
  Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random access memory includes fetching a read lock memory reference request ...
  Computer program product used for exchange and transfer of data having a siga vector and utilizing a queued direct input-output device
A computer program product and storage device used for exchange and transfer of data in a network computing system having a main storage capable of connecting to at ...
  Network device and method of controlling flow of data arranged in frames in a data-based network
It is therefore an object of the present invention to enable FIFO filling without incurring the same overhead expenses as required for a previous watermark interrupt ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved