Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Lock-control-for-a-shared-main-storage-data-processing-system

 Smart buffer size adaptation apparatus and method
The present invention is directed toward a data communication system, comprising a frame processing ...


 Creation and use of control information associated with packetized network data by protocol drivers and device drivers
OF THE PREFERRED EMBODIMENTS As used herein, the term "software component" refers to any set of ...


 Reconfigurable computing architecture for providing pipelined data paths
The present invention is a reconfigurable data path whose functionality is controlled by a ...


 Multiple thread multiple data predictive coded parallel processing system and method
Accordingly, it is an object of the present invention to process large quantities of data with a ...


 Distributed data dependency stall mechanism
The invention resides in allowing each probe queue in a multiprocessor computer system to be ...


 Method and apparatus for arbitrating between command streams
The present invention provides a method and apparatus for arbitrating between command streams. In ...


 Computer with remote wake up and transmission of a status packet when the computer fails a self test
The failure of a component of a computer upon the awakening of the computer is brought to the ...


 Low power, high speed communications bus
The solution to the problem of data communication between a CPU and a memory where the internal ...


 Apparatus and method for handling multiple mergeable misses in a non-blocking cache
In light of the above, therefore, according to a broad aspect of the invention, disclosed herein is ...


 Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues
The present invention provides a method and apparatus for maintaining one or more queues of ...


 Lock control for a shared main storage data processing system

Details
Inventors: Matsumoto, Kazuya;
Assignee: NEC Corporation (Tokyo, JP)
Primary Examiner: Chan; Eddie P.
Assistant Examiner: Bragdon; Reginald G.
Attorney, Agent or Firm: Sughrue, Mion, Zinn, Macpeak & Seas, PLLC

A lock control for a data processing system providing lock control for each data processing unit in the data processing system. The lock control is carried out based on a state of a lock variable, by a lock request control unit of a cache unit connected to the dam processing unit. On receipt of a lock request or unlock request, the lock request control unit indexes a lock address register holding an address of the lock variable and refers to a state of a lock stored in a corresponding lock status register. Various kinds of states are defined as a state of a lock variable to indicate that each lock request control unit is in a lock or unlock state. A symbol ULE indicates the state that no acquisition of a lock in all lock request control units is confirmed. Thus, an acquisition of a lock corresponding to a particular lock request control unit can be done with high speed, without confirming states of lock request control units other than the particular lock request control unit.

DETAILED DESCRIPTION The object of the present invention is to provide an improved lock control for sharing a main storage.
Another object of the present invention is to provide a lock control which operates locally so as to realize a high-speed operation.
A plurality of data processing units sharing a main storage in a data processing system, having a plurality of lock control units for controlling states of a lock variable concerning at least one of said plurality of data processing units, each of said lock control units comprising: a state register for registering a state of the lock variable, wherein said state register represents the state of said lock variable as a specified state indicating that a lock is not acquired in any one of the lock control units; and a lock request controller for controlling the state of the lock variable registered in said state register, wherein said lock request controller controls so that at most one of said plurality of lock control units has the specified state.



Related patents
  Distributed processing memory chip with embedded logic having both data memory and broadcast memory
The present invention provides computer memory chips which include internal computational logic and secondary memory that may be broadcast to in all chips simultaneously ...
  Method and apparatus for locally generating addressing information for a memory access
The present invention overcomes many of the disadvantages of the prior art by providing a system whereby a processor or the like need not provide an address to a memory ...
  System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs
Thus, a general purpose of the present invention is to provide a peripheral I/O controller supporting multiple, parallel variable bandwidth data streams over a high ...
  Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer
The aforementioned problems are addressed by the present invention in which formatted debug information is output by a network device to an image forming apparatus to ...
  Asynchronous transfer mode based service consolidation switch
From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of services through an asynchronous transfer mode based operation. In ...
  Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system
Embodiments of the present invention provide a transaction ordering mechanism for processor-based computing systems which ensures proper ordering of transactions between ...
  Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements
A method and apparatus for providing local control of processing elements in a network of multiple context processing element are provided. According to one aspect of ...
  System and method for queuing of tasks in a multiprocessing system
OF THE INVENTION The block diagram of FIG. 1 illustrates a multi-node network 10 configured as a disk drive controller array. Nodes A and D are data storage nodes that ...
  System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
The problems outlined above are in large part solved by a device and method for improving memory bus efficiency. The device includes an interface unit coupled between a ...
  Load and store unit for a vector processor
A load/store unit within a vector processor services memory requests to load or store vectors (multiple data elements of a substantially similar type). Such an apparatus ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved