Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Method-and-apparatus-for-maintaining-one-or-more-queues-of-elements-such-as-commands-using-one-or-more-token-queues

 Asynchronous transfer mode based service consolidation switch
From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of ...


 Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses
A network switch according to the present invention includes a plurality of first network ports, a ...


 Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying ...


 High-speed data bus for network switching
The specification will be organized as follows: 1. BlazePath.TM./BlazeFire.TM. Architecture/Chip S...


 Method and apparatus for data buffer management in a communications switch
OF A PREFERRED EMBODIMENT OF THE INVENTION Generally, the present invention provides a method and ...


 Handling contiguous memory references in a multi-queue system
What is claimed is: 1. A controller for a random access memory comprises: control logic, including ...


 Communication between processors
Referring to FIG. 1, a computer system 26 includes two processors 1, 2. Each processor 1, 2 has a ...


 Optimizations to receive packet status from fifo bus
According to one aspect of the invention, a method is described of receiving bytes of data from a ...


 Storing frame modification information in a bank in memory
The present invention comprises a method and system for reserving frame modification information ...


 Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a ...


 Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues

Details
Inventors: Harriman, David J.;
Assignee: Intel Corporation (Santa Clara, CA)
Primary Examiner: Sheikh; Ayaz R.
Assistant Examiner: Etienne; Ario
Attorney, Agent or Firm: Draeger; Jeffrey S.

A method and apparatus for queuing commands. An apparatus of the present invention utilizes one or more token queues and a storage block to avoid maintaining multiple separate queues and/or to facilitate reordering of queued elements. The apparatus includes at least one token queue and a token assignment circuit which queues a selected token in a token queue. A storage block stores an element in a slot corresponding to the selected token. One system employing the present invention includes a processor, a bus agent, a memory controller, and a main memory. The memory controller queues tokens representing received commands into appropriate command queues.

DETAILED DESCRIPTION The present invention provides a method and apparatus for maintaining one or more queues of varying types of elements.
In the following description, numerous specific details such as command types, command priorities, and queue implementations are set forth in order to provide a more thorough understanding of the present invention.
It will be appreciated, however, by one skilled in the art that the invention may be practiced without such specific details.
In other instances, control structures and gate level circuits have not been shown in detail in order not to obscure the invention.
Those of ordinary skill in the art, with the included functional descriptions, will be able to implement the necessary logic circuits without undue experimentation.
As will be further discussed below, the present invention provides a method and apparatus for maintaining multiple queues that may be advantageously applied in a variety of contexts.
Through the use of representative tokens, individual queues of different types of elements may be maintained without bearing the hardware penalty associated with queuing the entire element in multiple separate queues.
Instead, a storage block may be used to store all commands, with the representative tokens being used to access a selected element.
The elements may be commands and/or data or data packets which may have different priorities or types.
Additionally, even a single token queue may be used in a case where sorting or rearranging elements is desired.
FIG.
1 illustrates one embodiment of the queuing logic of the present invention.
A command input circuit 105 is coupled to receive incoming commands for this queuing logic.
A command decode and token assignment circuit 110 receives enough command information from the command input circuit 105 to categorize incoming commands into one of a predetetermined number of categories.
Commands may be separated into categories by command type, command priority, or some other characteristic.
As incoming commands are received, the command decode and token assignment circuit 110 selects an empty slot in a command storage block 135 by consulting a free token queue 115 to locate available slots



Related patents
  Method and system for executing a program within a multiscalar processor by processing linked thread descriptors
The multiscalar processing paradigm disclosed herein overcomes numerous deficiencies of the previously proposed multiscalar paradigm through improvements to both the ...
  Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM
To solve the problems, an object of the invention is to provide a single chip microcomputer employing a register bank method. This microcomputer efficiently uses chip ...
  Method and apparatus for packetizing data into a data stream
OF A PREFERRED EMBODIMENT Generally, the present invention provides a method and apparatus for packetizing data. Such processing begins by determining the bit time ...
  Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a controller both located on the same semiconductor chip. The controller ...
  Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random access memory includes fetching a read lock memory reference request ...
  Computer program product used for exchange and transfer of data having a siga vector and utilizing a queued direct input-output device
A computer program product and storage device used for exchange and transfer of data in a network computing system having a main storage capable of connecting to at ...
  Network device and method of controlling flow of data arranged in frames in a data-based network
It is therefore an object of the present invention to enable FIFO filling without incurring the same overhead expenses as required for a previous watermark interrupt ...
  Method and apparatus for synchronized message passing using shared resources
In accordance with principles of the present invention, to facilitate communication between a first and second process, access to shared resources is synchronized ...
  Method and apparatus for network interface card load balancing and port aggregation
Broadly speaking, the present invention fills these needs by providing methods and apparatus for increasing throughput in a load balancing manner over a multi-port NIC. E...
  System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier
OF THE INVENTION Having summarized various aspects of the present invention, reference will now be made in detail to the description of the invention as illustrated in ...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved