Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home File Sharing Scratchpad-memory

 Method and apparatus for data buffer management in a communications switch
OF A PREFERRED EMBODIMENT OF THE INVENTION Generally, the present invention provides a method and ...


 Handling contiguous memory references in a multi-queue system
What is claimed is: 1. A controller for a random access memory comprises: control logic, including ...


 Communication between processors
Referring to FIG. 1, a computer system 26 includes two processors 1, 2. Each processor 1, 2 has a ...


 Optimizations to receive packet status from fifo bus
According to one aspect of the invention, a method is described of receiving bytes of data from a ...


 Storing frame modification information in a bank in memory
The present invention comprises a method and system for reserving frame modification information ...


 Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a ...


 Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random ...


 Architecture for high speed class of service enabled linecard
Introduction The present invention is a linecard architecture that provides packet routing with ...


 Approximated per-flow rate limiting
Overview The present Application discloses a rate limit scheme, using actual flow data rate ...


 Network switch having system for automatically detecting change in network node connection
What is claimed is: 1. A multiport data communication system for transferring data packets between ...


 Scratchpad memory

Details
Inventors: Wolrich, Gilbert; Bernstein, Debra; Adiletta, Matthew;
Assignee: Intel Corporation (Santa Clara, CA)
Primary Examiner: Dinh; Son T.
Assistant Examiner:
Attorney, Agent or Firm: Fish & Richardson P.C.

An integrated circuit includes a random access memory (RAM) storage and a controller both located on one semiconductor chip. The controller is coupled to read data from and write data to the RAM storage. The controller is programmable to perform bitwise operations on data words stored in the RAM.

DETAILED DESCRIPTION According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a controller both located on the same semiconductor chip.
The controller is coupled to read data from and write data to the RAM storage.
The controller is programmable to perform bitwise operations on data words stored in the RAM.



Related patents
  Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random access memory includes fetching a read lock memory reference request ...
  Computer program product used for exchange and transfer of data having a siga vector and utilizing a queued direct input-output device
A computer program product and storage device used for exchange and transfer of data in a network computing system having a main storage capable of connecting to at ...
  Network device and method of controlling flow of data arranged in frames in a data-based network
It is therefore an object of the present invention to enable FIFO filling without incurring the same overhead expenses as required for a previous watermark interrupt ...
  Method and apparatus for synchronized message passing using shared resources
In accordance with principles of the present invention, to facilitate communication between a first and second process, access to shared resources is synchronized ...
  Method and apparatus for network interface card load balancing and port aggregation
Broadly speaking, the present invention fills these needs by providing methods and apparatus for increasing throughput in a load balancing manner over a multi-port NIC. E...
  System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier
OF THE INVENTION Having summarized various aspects of the present invention, reference will now be made in detail to the description of the invention as illustrated in ...
  Asynchronous transfer mode based service consolidation switch
From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of services through an asynchronous transfer mode based operation. In ...
  Network switch with a multiple bus structure and a bridge interface for transferring network data between different buses
A network switch according to the present invention includes a plurality of first network ports, a plurality of second network ports, a first bus coupled to the first ...
  Method, system, and program for managing requests to a cache using flags to queue and dequeue data in a buffer
OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying drawings which form a part hereof and which illustrate several ...
  High-speed data bus for network switching
The specification will be organized as follows: 1. BlazePath.TM./BlazeFire.TM. Architecture/Chip Set 2. Header "Canonicalization" and Packet "Cellularization" 3. BlazeW...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved