Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

File Sharing

Smart-buffer-size-adaptation-apparatus-and-method

Single chip microcomputer having a dedicated address bus and dedicated data bus for transferring register bank data to and from an on-line RAM

To solve the problems, an object of the invention is to provide a single chip microcomputer ...

Method and apparatus for packetizing data into a data stream

OF A PREFERRED EMBODIMENT Generally, the present invention provides a method and apparatus for ...

Scratchpad memory

According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a ...

Read lock miss control and queue management

According to one aspect of the invention, a method is described of managing memory access to random ...

Computer program product used for exchange and transfer of data having a siga vector and utilizing a queued direct input-output device

A computer program product and storage device used for exchange and transfer of data in a network ...

Network device and method of controlling flow of data arranged in frames in a data-based network

It is therefore an object of the present invention to enable FIFO filling without incurring the ...

Method and apparatus for synchronized message passing using shared resources

In accordance with principles of the present invention, to facilitate communication between a first ...

Method and apparatus for network interface card load balancing and port aggregation

Broadly speaking, the present invention fills these needs by providing methods and apparatus for ...

System for writing a data value at a starting address to a number of consecutive locations equal to a segment length identifier

OF THE INVENTION Having summarized various aspects of the present invention, reference will now be ...

Asynchronous transfer mode based service consolidation switch

From the foregoing, a need has arisen for a telecommunications switch that integrates a variety of ...

Smart buffer size adaptation apparatus and method

Details

Inventors: Nogradi, Christopher I.;
Assignee: Milgo Solutions, Inc. (Sunrise, FL)
Primary Examiner: Lall; Parshotam S.
Assistant Examiner: Coulter; Kenneth R.
Attorney, Agent or Firm: Milgo Solutions, Inc.

Disclosed is a network device having a shared memory, a controller for storing Ethernet frames in frame buffers using data chaining to divide up at least the larger frames over a plurality of same sized buffers in the shared memory, wherein there is a tradeoff between using 1) larger buffers capable of receiving more of or all of the larger frames (more wasted buffer space) or 2) smaller buffers requiring more data chaining (wastes processing time to reassemble the frames) and an Ethernet driver having a buffer size adaptation routine which uses an algorithm to dynamically size the buffers. The algorithm records the average frame size during a window of time and uses the average frame size plus an overshoot to reconfigure the buffers' size, when either of the above two stated problems are occurring because the buffer is too large or too small, but with 1) safeguards built into the algorithm to prevent too frequent reconfigurations and 2) the option of including preferences favoring minimization of one of the above stated problems over the other.

DETAILED DESCRIPTION The present invention is directed toward a data communication system, comprising a frame processing device having a driver and a processor for executing the driver; a LAN controller for receiving LAN frames; a shared memory operable for being accessed by the driver or the controller; and the driver including memory dividing means for dividing the shared memory into a plurality of frame buffers.
The controller includes frame storing means for storing each frame in one of the frame buffers in response to the frame being equal to or less than the size of the one buffer and for storing each frame in a plurality of the frame buffers in response to the frame exceeding the size of the one buffer.
The memory dividing means includes monitoring means for determining sizing of the frames over a period of time and size adjusting means for adjusting the size of the frame buffers in response to the determined sizing of said frames.
To overcome the design guess work described in the Background section, the LAN driver of the present invention includes a smart buffer size adaptation feature.
This feature uses the LAN controller's data chaining capability coupled with an algorithm to re-adapt the size of the receive buffers of the shared memory according to the demand of the network.
The LAN driver smart buffer size adaptation feature is beneficial to embedded platforms, such as digital access devices, to maximize the use of precious buffer space while minimizing the strain on the processor.
When using this adaptation feature, an embedded platform is more likely to be able to respond to traffic generated by a more powerful server.
The features of the invention believed to be novel are set forth with particularity in the appended claims.
The invention itself however, both as to organization and method of operation, together with further objects and advantages thereof, may be best understood by reference to the following description taken in conjunction with the accompanying drawing.

Related patents

	Creation and use of control information associated with packetized network data by protocol drivers and device drivers OF THE PREFERRED EMBODIMENTS As used herein, the term "software component" refers to any set of executable instructions separately cognisable to an operating system ...
	Reconfigurable computing architecture for providing pipelined data paths The present invention is a reconfigurable data path whose functionality is controlled by a combination of static and dynamic control, wherein the configuration is ...
	Multiple thread multiple data predictive coded parallel processing system and method Accordingly, it is an object of the present invention to process large quantities of data with a high degree of parallelism via a parallel processor including a ...
	Distributed data dependency stall mechanism The invention resides in allowing each probe queue in a multiprocessor computer system to be individually stalled when a probe message, that targets data not yet stored ...
	Method and apparatus for arbitrating between command streams The present invention provides a method and apparatus for arbitrating between command streams. In the following description, numerous specific details such as command ...
	Computer with remote wake up and transmission of a status packet when the computer fails a self test The failure of a component of a computer upon the awakening of the computer is brought to the attention of proper authorities by transmitting a status packet onto a ...
	Low power, high speed communications bus The solution to the problem of data communication between a CPU and a memory where the internal speed of the CPU is mismatched to the access speed of the memory is a ...
	Apparatus and method for handling multiple mergeable misses in a non-blocking cache In light of the above, therefore, according to a broad aspect of the invention, disclosed herein is a multi-level cache and method for merging cache misses which access ...
	Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues The present invention provides a method and apparatus for maintaining one or more queues of varying types of elements. In the following description, numerous specific ...
	Method and system for executing a program within a multiscalar processor by processing linked thread descriptors The multiscalar processing paradigm disclosed herein overcomes numerous deficiencies of the previously proposed multiscalar paradigm through improvements to both the ...

0.014
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved