 Coherency coverage of data across multiple packets varying in sizes |
| The present invention overcomes the disadvantages of the prior art by providing a technique that ... |
|
| Scratchpad memory |
| According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a ... |
|
| Bus interface with a first-in-first-out memory |
| According to one aspect of the invention, a method is described of receiving bytes of data from a ... |
|
| Validating multiple execution plans for database queries |
| This description and the accompanying drawing illustrate specific examples of embodiments in which ... |
|
| Text analysis technique |
| OF SELECTED EMBODIMENTS For the purpose of promoting an understanding of the principles of the ... |
|
| Flexible interchange of coded multimedia facilitating access and streaming |
| The data structures, file formats, systems and methods of this invention provide enhanced ... |
|
| Real time processing and streaming of spliced encoded MPEG video and associated audio |
| In accordance with a first aspect, the invention provides a method of real-time seamless splicing ... |
|
| Wireless communication device with markup language based man-machine interface |
| The present invention overcomes the various limitations of conventional wireless communication ... |
|
|
Storing frame modification information in a bank in memory
| Details |
Inventors: Calvignac, Jean Louis; Heddes, Marco C.; Logan, Joseph Franklin; Verplanken, Fabrice Jean;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Kim; Matthew
Assistant Examiner: Choi; Woo H.
Attorney, Agent or Firm: Winstead, Sechrest & Minick
A method and system for reserving frame modification information in a data storage unit. In one embodiment of the present invention, a system comprises a processor configured to process frames of data. The processor may comprise a data flow unit configured to receive and transmit frames of data. The processor may further comprise a data storage unit coupled to the data flow unit where the data storage unit comprises a plurality of buffers. The plurality of buffers is configured to store frames of data. A first buffer may be accessed to store the ending frame data of a first frame. A first bank in the first buffer stores the end of the first frame. A second bank in a second buffer may be reserved for storing frame modification information where the second bank corresponds to the first bank in the first buffer that stores the end of the first frame. |
|
DETAILED DESCRIPTION The present invention comprises a method and system for reserving frame modification information in a data storage unit.
In one embodiment, a system comprises a processor configured to process frames of data.
The processor may comprise a data flow unit configured to receive and transmit frames of data.
The processor may further comprise a data storage unit coupled to the data flow unit where the data storage unit comprises a plurality of buffers.
The plurality of buffers is configured to store frames of data where two buffers may be accessed during one write access.
Data may be written to the data storage unit from a top bank to the bottom bank in order.
For example, if bank A is the top bank and bank D is the bottom bank, then data may be written from bank A to bank B to bank C to bank D.
Since a buffer may not store different frames of data, when the end of a first frame of data is written in a bank, e.
g.
, bank B, of a first buffer, the start of a second frame of data may be written in a subsequent bank, e.
g.
, bank C, in a second buffer during the same access.
Subsequently, a bank, e.
g.
, bank B, in the second buffer may be reserved for storing frame modification information since frame data will not be written in that particular bank.
That is, the bank in the second buffer reserved for storing frame modification information corresponds to the bank storing the end of the first frame of data in the first buffer.
In another embodiment of the present invention, if the end of the first frame of data is stored in the last bank, e.
g.
, bank D, of the first buffer storing the ending of the first frame of data, then a third buffer may be accessed to store the beginning frame data of a second frame in a second access.
FIG.
1--Packet Processor FIG.
1 illustrates an embodiment of the present invention of a packet processor 100.
Packet processor 100 may comprise a data flow unit 110 configured to receive digital packets, i.
e.
, frames, of data, from a particular switch (not shown) or port (not shown) of a packet switching network and transmit the digital packets, i
|
| Related patents |
|
|
Scratchpad memory
According to one aspect, a integrated circuit includes a random-access memory (RAM) storage and a controller both located on the same semiconductor chip. The controller ...
|
|
|
Read lock miss control and queue management
According to one aspect of the invention, a method is described of managing memory access to random access memory includes fetching a read lock memory reference request ...
|
|
|
Architecture for high speed class of service enabled linecard
Introduction The present invention is a linecard architecture that provides packet routing with very low latency. Portions of the linecard operate at line rate, also ...
|
|
|
Approximated per-flow rate limiting
Overview The present Application discloses a rate limit scheme, using actual flow data rate requirements rather than type/class of service identifiers, that adapts to ...
|
|
|
Network switch having system for automatically detecting change in network node connection
What is claimed is: 1. A multiport data communication system for transferring data packets between ports, the data communication system comprising: a plurality of ...
|
|
|
Method and apparatus for reordering packet data units in storage queues for reading and writing memory
The invention is directed to a method and system for reordering data units that are to be written to, or read from, selected locations in a memory. The data units are re-...
|
|
|
Enqueue operations for multi-buffer packets
Referring to FIG. 1, a network system 10 for processing data packets includes a source 12 of data packets coupled to an input of a network device 14. An output of the ...
|
|
|
High performance self balancing low cost network switching architecture based on distributed hierarchical shared
The present invention is directed to a communications component for network communications. The communications component comprises a first data port interface supporting ...
|
|
|
Methods and systems providing fair queuing and priority scheduling to enhance quality of service in a network
According to one embodiment of the present invention, there is provided an Integrated Bandwidth Latency Scheduler apparatus, method and system (collectively referred to ...
|
|
|
Method for aging table entries in a table supporting multi-key searches
The invention is for use with a table containing a plurality of data entries, each of the data entries made up of a string of data. Each string of data contains a first ...
|
|
|
File Sharing 
