Active selectable digital delay circuit

DETAILED DESCRIPTION What is claimed is: 1.
A multiplexer for an active selectable digital delay circuit comprising: a plurality of current switches separated into a group of input current switches and a group of control current switches, each input current switch having a differential input for receiving a differential pair of input voltage signals, a differential output for providing a differential pair of output voltage signals and a control input coupled to one of the control current switches, the differential outputs being coupled together to form a single differential output, each input current switch having a charge delay characteristic at the differential input, and each control current switch having an input for receiving a control signal, wherein the control current switches are coupled to each other in a tree configuration so that a differential pair of output voltage signals from one of the input current switches as determined by the control signal received by the control current switches is selected as a delayed voltage signal at the single differential output; and resistors coupled between each differential pair of input voltage signals and the respective differential inputs of the input current switches for determining a unique propagation delay interval for each input current switch so that the propagation delay interval between the input and output voltage signals for each input current switch is different.
2.
An active selectable digital delay circuit comprising: a plurality of multiplexers coupled in cascade, each multiplexer having a plurality of inputs and an output, the output of each multiplexer except the last multiplexer in the cascade being input to a plurality of resistors coupled between the output and the respective inputs of a subsequent multiplexer with an input signal being applied to a plurality of resistors coupled to the inputs of the first multiplexer of the cascade, each resistor providing a different current value for each input of each multiplexer, and with a delayed signal being obtained from the output of the last multiplexer, a propagation delay between the input signal and the delayed signal being determined by a signal path between the input signal and the delayed signal; and means coupled to the multiplexers for controlling which input to each multiplexer is coupled to the output of that multiplexer to define the signal path