 Apparatus for programmable circuit and signal switching |
| We claim: 1. A programmable interconnect device for routing signals between signal ports in ... |
|
| Dram core refresh with reduced spike current |
| The present invention makes multibank refresh more practical by varying the current profile for the ... |
|
| Shape memory alloy optical fiber switch |
| In FIG. 1, a switch is shown as a double pole switch. That is, two sets of fibers are switched and ... |
|
| Semiconductor memory device with reduced inter-band tunnel current |
| Accordingly, it is a general object of the present invention to provide a semiconductor memory ... |
|
| Methods for diagnosing malfunctions in a disk drive |
| The present invention concerns methods used in disk drives for diagnosing malfunctions in the path ... |
|
| Gate array with bidirectional symmetry |
| The invention is an improvement in a CMOS gate array comprising a plurality of core cells. The core ... |
|
| Multiprocessor systems having distributed shared resources and deadlock prevention |
| FIG. 1 shows in block diagram a multiprocessor system in accordance with the present invention. T... |
|
|
Apparatus and method for the handling of banded frame buffer overflows
| Details |
Inventors: Sodek, Jr., Franklin L.; Howell, John R.;
Assignee: Texas Instruments Incorporated (Dallas, TX)
Primary Examiner: Robertson; David L.
Assistant Examiner:
Attorney, Agent or Firm: Neerings; Ronald O., Kesterson; James C., Donaldson; Richard L.
A method is provided for handling overflows of data blocks in a system using a banded buffer. A block of data is transferred from a memory to a first band in the banded buffer. A determination is made that a portion of the block of data being transferred exceeds a boundary of the first band, and in response a description block for the portion of the block of data which exceeds the boundary of the first band is created. The description block is written into a memory queue and when a second band in the banded buffer becomes available, that portion of the data block which exceeds the boundary of the first buffer band is transferred into the second buffer band. |
|
DETAILED DESCRIPTION OF THE DISCLOSURE Referring first to FIG.
1, a top level block diagram of a laser printer 10 is depicted.
Laser printer 10 includes a print engine 12, an engine controller 14 associated with print engine 12, a controller 16 and a control panel 8.
Print engine 12 is well known in the art and includes the laser diode, drum and other mechanical apparatus required to print a desired image on a sheet of paper.
Engine controller 14, also known in the art, receives video data carrying the image to be printed from controller 16, and sends clocks and synchronizing signals back to controller 16.
Control panel 8 allows the user of laser printer 10 to manually input data and commands such as those required to change paper size, fonts, and the like.
Referring next to FIG.
2, an overall block diagram of controller 16 is depicted.
The architecture of controller 16 is formed around a microprocessor, such as the MOTOROLA 68000 central processing unit (CPU) 18.
Central processing unit 18 is coupled to system ROM 20, system input/output and engine control section 22, and memory control section 24 through program ROM and input/output bus 25.
System ROM 20 contains a permanent operating instructions set for CPU 18.
System input/output and engine control section 22 includes parallel interface 26, non-volatile memory interface 28, system timer 30 and print engine control 32.
Parallel interface 26 allows communication between laser printer 10 and the host computer system (not shown) with which the laser printer is operating.
Print data describing the images to be created by the laser printer 10 are transferred from host computer across interface 26.
Non-volatile memory interface 28 allows for communication between CPU 18 and associated nonvolatile memory 34 containing operating data.
The system timer 30 provides the necessary clocks and synchronization signals necessary for the operation of CPU 18 and for the transfer of data between the respective subunits of controller 16.
Print engine control 32 provides a serial interface for sending commands to and receiving status data from engine controller 14, and for the serial transfer of data to control panel 8
|
| Related patents |
|
|
Method and system for the extensibility of objects
In accordance with the present invention, a method and system are disclosed for an extensible object data structure for use by computing machines. The data structure ...
|
|
|
Information packet reception indicator for reducing the utilization of a host system processor unit
The present invention enables a reception related interrupt to be issued by a network peripheral at a time that reduces the utilization of a host system's processor unit ...
|
|
|
12C bus expansion apparatus and method therefor
The aforementioned needs are addressed by the present invention. Accordingly, there is provided in a first form, an apparatus for inter-IC (I.sup.2 C) bus expansion. The ...
|
|
|
Optical transmission systems
What I claim as my invention is: 1. For use in an optical transmission system, an optical fibre connector comprising two separately formed bodies, one body of the ...
|
|
|
Method and apparatus for repairing fiber optic cable
Fiber optic cable is being used more and more in today's telecommunications systems. One of the many reasons for this is that optical fibers are small, when compared to ...
|
|
|
Protective device for overhead wires containing optical fiber units
What are claimed are: 1. Structure for connecting overhead earth wires containing an optical fiber unit, said optical fiber unit being disposed in the center of a bundle ...
|
|
|
Data processing system having interlinked slow and fast memory means
In accordance with the present invention, there is provided a data processing system having a large capacity first read only memory having a first access time, and a ...
|
|
|
Semiconductor memory having subarrays and partial word lines
I claim: 1. A semiconductor array memory comprising a plurality of selectable subarrays arranged on a chip having a common decoder, common read lines and common write ...
|
|
|
Flat-cell read-only-memory integrated circuit
OF THE PREFERRED EMBODIMENT A detailed description of the preferred embodiments of the present invention is described with reference to FIGS. 1-8. FIGS. 1-3 illustrate ...
|
|
|
Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like
In accordance with the illustrated embodiments, the present invention provides a data available interrupt circuit with a variable threshold for reading data from a ...
|
|
|
I/O Systems 
