Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Apparatus-for-alternatively-accessing-single-port-random-access-memories-to-implement-dual-port-first-in-first-out-memory

 System for executing, canceling, or suspending a DMA transfer based upon internal priority comparison between a DMA transfer and an interrupt request
An object of the present invention is to provide a data processing device capable of shortening the ...


 Photographic order matching method and apparatus
In accordance with the foregoing objects the invention contemplates an apparatus in which ...


 Circuitry for transferring data from a data bus and temporary register into a plurality of input registers on clock edges
In accordance with the present invention, a floating point processor is provided which ...


 Branch prediction and resolution apparatus for a superscalar computer processor
The present invention provides an apparatus and method for improving the performance of superscalar ...


 Compressed Instruction format for use in a VLIW processor
OF THE PREFERRED EMBODIMENT FIG. 1a shows the general structure of a processor according to the ...


 Apparatus for formatting a digital signal to include multiple time stamps for system synchronization
The present invention relates to a system and apparatus for inserting differential time codes or ...


 Synchronization and error detection in a packetized data stream
In accordance with the present invention, a method is provided for achieving synchronization and ...


 Liquid crystal display and a manufacturing method thereof
It is a primary object of the present invention to provide a liquid crystal display to which ...


 Method and apparatus for dynamic detection and routing of non-uniform traffic in parallel buffered multistage interconnection networks
It is therefore an object of the present invention to provide a multistage processor-memory ...


 Method and apparatus for creating a multiprocessor verification environment
This invention relates to a method and apparatus for creating a multiprocessor verification ...


 Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory

Details
Inventors: Drako, Dean M.; Yu, Hsin-Tung A.;
Assignee: Apple Computer, Inc. (Cupertino, CA)
Primary Examiner: Dixon; Joseph L.
Assistant Examiner: Kim; Matthew M.
Attorney, Agent or Firm: Blakely, Sokoloff, Taylor & Zafman

A circuit for providing the function of a dual port FIFO circuit including a first bank of single port random access memory, a second bank of single port random access memory, apparatus for sequentially writing every other piece of sequential data to an alternate one of the first and second [memory] banks of single port memory, and apparatus for simultaneously reading the earliest written piece of sequential data from the one [each] of the first and second [memory] banks of single port memory not being written during the period data is being written to the other of the [memory] banks of single port memory. By using two banks of single port memory, the cost of dual port memory typically used for a FIFO circuit is substantially reduced.

DETAILED DESCRIPTION It is, therefore, an object of the present invention to utilize conventional single port random access memory to perform the function of dual port FIFO memory.
It is another object of the present invention to increase the speed of operation and reduce the physical size of a large FIFO memory through the use of conventional single port random access memory instead of dual port memory.
These and other objects of the present invention are realized in a dual port FIFO circuit comprising a first bank of single port random access memory, a second bank of single port random access memory, means for sequentially writing every other piece of sequential data to an alternate one of the memory banks, and means for reading each of the memory banks during the period data is being written to the other of the memory banks.
These and other objects and features of the invention will be better understood by reference to the detailed description which follows taken together with the drawings in which like elements are referred to by like designations throughout the several views.



Related patents
  Circuit for designating instruction pointers for use by a processor decoder
FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with the present invention. A temporary instruction pointer ("TIP") ...
  Methods and apparatus for translating incompatible bus transactions
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system using an optional, peripheral add-in card. In one embodiment, the ...
  Data-array processing system wherein parallel processors access to the memory system is optimized
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the invention will now be described, by way of a non-limiting example, with reference to the drawings, in which FIG...
  Video signal memories
One object of the present invention is to provide a video signal memory in which data can be written at high speed. Another object of the present invention is to provide ...
  Obtaining access to a two-dimensional portion of a digital picture signal
The invention provides a method of obtaining access to a two-dimensional portion of a digital picture signal, which signal comprises a plurality of digital words ...
  Devices, systems and methods for accessing data using a pixel preferred data organization
According to the invention, a processing system is provided operating on data words each having at least first and second portions. The processing system includes a ...
  Technique for accessing and refreshing memory locations within electronic storage devices which need to be refreshed with minimum power consumption
This and additional objectives are accomplished by the various aspects of the present invention, wherein, briefly, according to a principle aspect, memory locations ...
  Display apparatus
The present invention has been attempted to solve the above-described problems, and therefore, has an object to provide a display apparatus capable of increasing the ...
  Video timing and display ID generator
The invention provides an improved video timing generator and display ID generator that function at high pixel clock rates using readily available random access memory. T...
  Digital recorder for processing in parallel data stored in multiple tracks
It is therefore an object of the present invention to provide a digital recorder which is designed to suppress the large-scale hardware structure and reduce the load of ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved