Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Apparatus-for-formatting-a-digital-signal-to-include-multiple-time-stamps-for-system-synchronization

 Programmable combinational logic circuit
The invention provides a programmable logic circuit which is capable of providing any selected ...


 Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles
It is an object of the present invention to provide an improved data processing unit. It is another ...


 Dynamic random access memory arrangements having WE, RAS, and CAS derived from a single system clock
One object of the present invention is to provide an improved means of deriving control signals for ...


 Power saving sense amplifier that mimics non-toggling bitline states
According to the invention, a sense amplifier selectively prevents formation of the current branch ...


 Communication multiplexer sharing a free running timer among multiple communication lines
A data processing system includes a central processing unit, a main memory and a communication ...


 Method of operating an extension FIFO in another device when it is full by periodically re-initiating a write operation until data can be transferred
The present invention provides a protocol by which physically separated first-in, first-out (FIFO) ...


 Clock synchronous serial information receiving apparatus receiving reliable information even when noise is present
The invention was devised to solve the above problems, and it is an object thereof to provide a ...


 Serial data receiving device having a memory for storing a reception permit signal which enable or disable the device from hand-shaking with the transmitting device
The present invention has been devised to solve the problems discussed above, and a principal ...


 Data output buffer control circuit of a synchronous semiconductor memory device
It is, therefore, an object of the present invention to enable a data output buffer control ...


 Self-regulating clock generator
The invention therefore provides a clock generator for providing an output clock signal for ...


 Apparatus for formatting a digital signal to include multiple time stamps for system synchronization

Details
Inventors: Zdepski, Joel W.;
Assignee: RCA Licensing Corporation (Princeton, NJ)
Primary Examiner: Peng; John K.
Assistant Examiner: Grant; Chris
Attorney, Agent or Firm: Tripoli; Joseph S., Herrmann; Eric P., Kurdyla; Ronald H.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system apparatus for including a time stamp reference, such as a count value from a modulo K counter, and provision for a differential time stamp related to time stamps of a further compressed signal or differential transit times of respective transport packets. Flags are included in transport packets of signal to indicate the presence or absence of the time stamps or differential time stamps. At the receiving end of the system, circuitry examines respective packets for the condition of the flags to locate specific information such as the time stamps and differential time stamps. A counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of transport packets including a flag indicating the presence of a time stamp. Circuitry is described for using the time stamps and the sampled count values of the receiver counter to provide a signal for controlling the frequency of the receiver clock signal.

DETAILED DESCRIPTION The present invention relates to a system and apparatus for inserting differential time codes or count values in a compressed video signal for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal.
In an embodiment at the encoding end of the system, a modulo K counter, clocked responsive to a system clock, generates time stamps (PCR's).
Transport packets are arranged to include the time stamps and differential count values which are related to time stamps of a further compressed video signal or differential delays incurred in transmission of respective transport packets.
The transport packets are arranged to include flags indicating the presence or absence of time stamps and differential time stamps in respective transport packets.
In a receiver embodiment, apparatus is arranged to access the flags of respective transport packets and determine the presence or absence of time stamps and/or differential count values.
Responsive to flags indicating the presence or absence of time stamps and differential count values, the receiver apparatus is conditioned to access data at specific locations in transport packets, such as the time stamps and the differential count values for possible use in synchronizing a receiver system clock signal.
If the time stamps and the differential count value are used for synchronization, the time stamp and the differential count value are accessed and combined to form combined count values.
A counter circuit, similar to the counter at the encoding end of the system, and responsive to a controlled receiver clock signal and the count values provided by this counter are sampled at the arrival of the count values indicated by the flags included in respective transport packets.
Sampled count values from the receiver counter are compared with the corresponding combined count values to provide a signal to control the receiver clock signal.


Related patents
  Synchronization and error detection in a packetized data stream
In accordance with the present invention, a method is provided for achieving synchronization and detecting errors in a data stream carrying successive packets of k ...
  Liquid crystal display and a manufacturing method thereof
It is a primary object of the present invention to provide a liquid crystal display to which defects such as wiring fractures of the scanning signal line at the ...
  Method and apparatus for dynamic detection and routing of non-uniform traffic in parallel buffered multistage interconnection networks
It is therefore an object of the present invention to provide a multistage processor-memory interconnection network which alleviates congestion by confining the non-...
  Method and apparatus for creating a multiprocessor verification environment
This invention relates to a method and apparatus for creating a multiprocessor verification environment. The environment allows the Central Processor Unit (CPU) to be ...
  Asynchronous sample pulse generator
These and other problems are resolved in accordance with the inventive principles to be described herein in relation to a pulse generator for generating pulse signals ...
  Data synchronization
OF THE PREFERRED EMBODIMENT Referring now in detail to FIGS. 1 and 2, FIG. 1 shows the configuration of the equipment for recording, and FIG. 2 shows the configuration ...
  Therapeutic subliminal imaging system
The invention relates to portable systems for implementing behavior modification therapy wherein a subliminal message is added to a preexisting supraliminal message and ...
  Trinary bus communication system
This invention presents a method and means of electrically communicating trinary digital information over two lines. The two lines can be a bus means comprising a pair ...
  High speed data transfer over twisted pair cabling
In accordance with the teachings of the present invention, a method is provided for transmitting data packets, grouped as data octets, over a LAN having a central hub ...
  Programming logic device with test-signal enabled output
In accordance with one aspect of the present invention, there is provided a programmable logic device including a plurality of programmable elements arranged in the form ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved