Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Asynchronous-digital-time-division-multiplexing-system-with-distributed-bus

 Computer system capable of connecting expansion unit
It is an object of the present invention to provide a computer system capable of connecting an ...


 Device and method for providing a simulation of an idle UART to prevent computer lockup
OF A PREFERRED EMBODIMENT The present invention prevents an operating system such as Windows.RTM. 9...


 Low-power consuming information processing apparatus
It is an object of the first embodiment to solve the above-described conventional problems and ...


 Power management process
The underlying concept of the invention is to subtract the torque (or power) required to drive the ...


 Method and apparatus for selecting nodes in configuring massively parallel systems
To address the requirements described above, the present invention discloses a simplified method, ...


 System for generating local area network operating statistics based on monitored network traffic and method therefor
The present invention is directed to a system for generating operating statistics for a network ...


 System and method for reduced network information handovers
The present invention is directed to a system and method for reducing or eliminating the ...


 Apparatus and method for calibrated monitoring of output voltage levels of local area network communication devices
What is claimed is: 1. Apparatus for measuring transaction signal magnitudes on a cable segment of ...


 System and method for providing multimedia quality of service sessions in a communications network
According to the present invention there is provided a system and method for effecting multimedia ...


 Method and apparatus for utilization of dual latency stations for performance improvement of token ring networks
OF A SPECIFIC EMBODIMENT OF THE INVENTION The method and apparatus of the invention utilize the ...


 Asynchronous digital time-division multiplexing system with distributed bus

Details
Inventors: Chomel, Denis; Devault, Michel; Le Bris, Herve; Rouaud, Yvon;
Assignee:
Primary Examiner: Safourek; Benedict V.
Assistant Examiner: Chin; Wellington
Attorney, Agent or Firm: Laubscher, Presta & Laubscher

The system comprises a first unidirectional packet bus having a bit rate D, each packet including an e-bit identifier and a b-bit package, sources having differing bit rates d.sub.i such that d.sub.m .ltoreq.d.sub.i .ltoreq.d.sub.M <D, and access means for introducing packets from the sources into the first bus. An allocator located at the receiving end of the first bus builds up frames of identifiers identifying active sources. Each frame has a length T=b/d.sub.m and is shared into N=d.sub.M /d.sub.m time slots. Each time slot has a period .theta.=b/d.sub.M and includes a source identifier. The identifier for a same active source having a bit rate d.sub.i is repeated in the frame n.sub.i times such that n.sub.i =d.sub.i /d.sub.m when d.sub.i /d.sub.m is an integer, or such that n.sub.i =1+ integer part of (d.sub.i /d.sub.m) otherwise. The identifier frames are transmitted from the allocator into a second unidirectional bus distributed to all the access means. The access means of each source transmits a packet in the first bus whenever a b-bit package delivered from the source is received and an identifier of the source is detected in the second bus after package reception.

DETAILED DESCRIPTION What we claim is: 1.
An asynchronous digital time-division multiplexing system, comprising (a) plural data sources each having active and inactive states and being identified by respective identifiers, each active source supplying data bits with a corresponding bit rate, and said corresponding bit rates of said active sources being different therebetween; (b) plural access means associated with said data sources, respectively, for linking each associated data source to an identifier bus and to a packet bus, each access means transmitting a packet into said packet bus in response to each identifier of said associated data source detected on said identifier bus, and each transmitted packet consisting of said identifier and a group of data bits delivered by said associated data source; and (c) allocating means linked to said identifier bus for constituting identifier frames and transmitting said frames into said identifier bus; and wherein (d) each said identifier frame has a determined length and is composed of said identifiers corresponding to said active sources; and (e) each identifier is repeated in said identifier frame a number of times approximately proportional to said bit rate of said active source corresponding to said identifier.
2.
The system defined in claim 1, wherein said data sources have bit rates between a minimum bit rate d.
sub.
m and a maximum bit rate N.
d.
sub.
m less than a predetermined bit rate D of said packet bus, where N is an integer, each identifier frame has a length equal to b/d.
sub.
m and is split into N time slots, where b is a number of bits of said data bit group, each time slot has a period equal to b/(N.
d.
sub.
m) and includes one identifier, and further wherein each identifier has a bit rate d.
sub.
i and is repeated in said frame n.
sub.
i times such that n.
sub.
i =d.
sub.
i /d.
sub.
m and n.
sub.
i =l+(integer part of (d.
sub.
i /d.
sub.
m)) when d.
sub.
i /d.
sub.
m is equal to and different from an integer, respectively.
3.
The system defined in claim 2, wherein said length of each frame time slot is equal to (e+b)/D increased by an amount equal to twice a bit propagation time in said identifier and packet buses between one of said access means nearest said allocating means and one of said access means farthest from said allocating means, where e is a number of bits of said identifier



Related patents
  Method for executing overlays in an expanded memory data processing system
OF THE INVENTION FIG. 1 shows an Expanded Memory System (EMS). The system includes a one megabyte (1024K) physical memory 1 address space and a typically larger, for ...
  Robot program checking method
An object of the present invention is to provide a robot program checking method which permits accurate and rapid edition of a robot program. In order to achieve the ...
  Method of correcting machine position change
The present invention has been made in view of the aforesaid drawbacks, and an object thereof is to provide a method of correcting a machine position change in which an ...
  Communications controller utilizing an external buffer memory with plural channels between a host and network interface operating independently for transferring packets between protocol layers
OF ILLUSTRATIVE EMBODIMENT Referring to FIG. 2, the programmable (VLSI) data communication controller chip 15 of the present invention, hereinafter "data communication ...
  Fault diagnosis apparatus and method for sequence control system
Accordingly, it is an object of the present invention to eliminate the disadvantages of the conventional methods/apparatuses and to shorten the time required for fault ...
  Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor
What is claimed: 1. A parallel adder/subtracter employing enhancement-mode insulated-gate field-effect transistors for combining a plurality of numbers each represented ...
  System for controlling power distribution to customer loads
The foregoing and other objects of the invention are attained in accordance with one aspect of the present invention through the provision of a system for permitting an ...
  Apparatus for controlling the time sequenced energization of a memory unit
It is, accordingly, an object of the present invention, to provide an improved sequencing control arrangement which obviates the foregoing shortcomings. It is another ...
  Active selectable digital delay circuit
What is claimed is: 1. A multiplexer for an active selectable digital delay circuit comprising: a plurality of current switches separated into a group of input current ...
  Method for selectively saving/restoring first registers and bypassing second registers in register units based on individual lock/unlock status thereof
OF THE PREFERRED EMBODIMENTS Referring now to the drawings wherein the showings are for purposes of illustrating preferred embodiments of the invention only and not for ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved