Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Binary-input-processing-in-a-computer-using-a-stack

 Digital recorder for processing in parallel data stored in multiple tracks
It is therefore an object of the present invention to provide a digital recorder which is designed ...


 System for executing, canceling, or suspending a DMA transfer based upon internal priority comparison between a DMA transfer and an interrupt request
An object of the present invention is to provide a data processing device capable of shortening the ...


 Photographic order matching method and apparatus
In accordance with the foregoing objects the invention contemplates an apparatus in which ...


 Circuitry for transferring data from a data bus and temporary register into a plurality of input registers on clock edges
In accordance with the present invention, a floating point processor is provided which ...


 Branch prediction and resolution apparatus for a superscalar computer processor
The present invention provides an apparatus and method for improving the performance of superscalar ...


 Compressed Instruction format for use in a VLIW processor
OF THE PREFERRED EMBODIMENT FIG. 1a shows the general structure of a processor according to the ...


 Apparatus for formatting a digital signal to include multiple time stamps for system synchronization
The present invention relates to a system and apparatus for inserting differential time codes or ...


 Synchronization and error detection in a packetized data stream
In accordance with the present invention, a method is provided for achieving synchronization and ...


 Liquid crystal display and a manufacturing method thereof
It is a primary object of the present invention to provide a liquid crystal display to which ...


 Method and apparatus for dynamic detection and routing of non-uniform traffic in parallel buffered multistage interconnection networks
It is therefore an object of the present invention to provide a multistage processor-memory ...


 Binary input processing in a computer using a stack

Details
Inventors: Edelman, Brian S.; Robinson, Jr., Ralph L.;
Assignee: Ford Motor Company (Dearborn, MI)
Primary Examiner: Zache; Raulfe B.
Assistant Examiner:
Attorney, Agent or Firm: Abolins; Peter, Sadler; Clifford L.

A digital computer having a real time counter and a memory/address bus uses binary input data comprising a plurality of bits of information to generate output information in response to a program. The invention provides improved processing of the binary input data. A transition from one state to another of one or more of the bits of binary input data causes a byte of binary input data containing the bit or bits having undergone transition to be placed in an input holding register. Also, the real time at which the transition occurred is placed in a capture-time holding register. The contents of the input holding and capture-time holding registers are repetitively placed in a stack as pending input data bytes. The pending input data bytes are accessible to the computer central processing unit, as required by the program, via the memory/address bus.

DETAILED DESCRIPTION With reference now to the drawing, it may be seen that the various blocks depicted therein are interconnected by lines, both narrow and heavy.
The heavy lines indicate a plurality of electrical lead wires each of which may transmit binary electrical data.
Unless otherwise indicated, the heavy lines may be regarded as comprising 16 separate electrical lead wires or lines.
The narrow lines interconnecting the blocks in the drawing may be regarded as single electrical signal transmission lines.
In the drawing, there is shown a memory/address bus 10 that may be regarded as being connected to a central processing unit and its associated memories and master clock (not shown).
The central processing unit typically includes a real time information transmission system, circuitry for the calculation and processing of the real time information received on the memory/address bus from input circuitry, and circuitry for use in performing any required calculations with the assistance of program information in the memory and any data that may be stored or placed therein as well.
In addition to the binary input data obtained from the circuitry illustrated in the drawing, the digital computer may receive other input information used in performing calculations or control functions.
As a partial example of computer function in engine control, it may be assumed that the binary input data received by the central processing unit contains input information concerning current air/fuel ratio of a mixture being supplied to an internal combustion engine as well as the amount of air flow into the engine.
This information may be placed on the memory/address bus 10 and may be used by the computer central processing unit (not shown) in the calculation of the duration of the fuel injection pulses that are to be used in controlling intermittently operated electromagnetic fuel injectors that supply fuel to the engine.
The pulse width or duration represents the amount of open time for the injectors.
The central processing unit would produce an output pulse for example, a change of a binary signal from a logic zero level to a logic one level, at the time a fuel injection from an injector is to begin and would produce a change from the logic one level to a logic zero level when the fuel injection is to terminate and the injector be shut off



Related patents
  Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory
It is, therefore, an object of the present invention to utilize conventional single port random access memory to perform the function of dual port FIFO memory. It is ...
  Circuit for designating instruction pointers for use by a processor decoder
FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with the present invention. A temporary instruction pointer ("TIP") ...
  Methods and apparatus for translating incompatible bus transactions
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system using an optional, peripheral add-in card. In one embodiment, the ...
  Data-array processing system wherein parallel processors access to the memory system is optimized
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the invention will now be described, by way of a non-limiting example, with reference to the drawings, in which FIG...
  Video signal memories
One object of the present invention is to provide a video signal memory in which data can be written at high speed. Another object of the present invention is to provide ...
  Obtaining access to a two-dimensional portion of a digital picture signal
The invention provides a method of obtaining access to a two-dimensional portion of a digital picture signal, which signal comprises a plurality of digital words ...
  Devices, systems and methods for accessing data using a pixel preferred data organization
According to the invention, a processing system is provided operating on data words each having at least first and second portions. The processing system includes a ...
  Technique for accessing and refreshing memory locations within electronic storage devices which need to be refreshed with minimum power consumption
This and additional objectives are accomplished by the various aspects of the present invention, wherein, briefly, according to a principle aspect, memory locations ...
  Display apparatus
The present invention has been attempted to solve the above-described problems, and therefore, has an object to provide a display apparatus capable of increasing the ...
  Video timing and display ID generator
The invention provides an improved video timing generator and display ID generator that function at high pixel clock rates using readily available random access memory. T...

0.004

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved