Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Clock-synchronization-algorithm-for-address-independent-networks

 Radio communication receiving device detecting a frequency modulation preamble signal
The object of the present invention is to provide a radio communication receiving device that has a ...


 Memory access address comparison
It is an aim of embodiments of the present invention to provide write protection circuitry which ...


 Color television picture display device having a flicker reduction circuit
What is claimed is: 1. A color television picture display device comprising an analog-to-digital ...


 Line camera for imaging object strips on photosensitive detector lines
What is claimed: 1. A line camera for imaging object strips on photosensitive detector lines, ...


 Method for encoding SNMP summary objects
OF THE PREFERRED EMBODIMENT Referring to the drawings, especially FIG. 1, a concentrator 10 ...


 Apparatus and method for modifying signals from a CPU to a memory card
A computer system and method of operation is provided wherein the memory controller of the system ...


 Apparatus for reading and reproducing a color image
To achieve the foregoing objects, and in accordance with the purposes of the invention as embodied ...


 Data recording system having unique end-of-recording and start-of-recording format indicators
OF THE INVENTION Broad Overview of the System While the present invention will be specifically ...


 Microcomputer system for communication
In view of the aforementioned drawback, the inventors studied a system according to which, in the ...


 Hierarchical storage management from a mirrored file system on a storage network segmented by a bridge
A solution to this problem is provided according to the teachings of the invention by mirroring the ...


 Clock synchronization algorithm for address independent networks

Details
Inventors: Franaszek, Peter A.; Philips, Thomas K.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Olms; Douglas W.
Assistant Examiner: Edwards; Christopher O.
Attorney, Agent or Firm: Whitham & Marhoefer

A distributed algorithm for clock synchronization in address independent networks such as token rings and token busses is described. Synchronization is accomplished by using the fastest clock in the network as the master clock against which all other clocks in the network are synchronized. An algorithm is implemented in which each node sends out a message to all the other nodes in the network when its timer times out to tell its time. If a node receives a message with a higher clock time before it has had an opportunity to send out its own message, that node assumes that it is not the fastest node and it will not send out its message. Provision is made for maximum and minimum delays that are expected within a particular network. It has been proven that after a few cycles, all nodes will be synchronized to the node with the fastest clock and that this node will be the only one to transmit its time.

DETAILED DESCRIPTION It is therefore an object of the invention to provide a simple clock synchronization algorithm for synchronization of clocks in a distributed network.
It is a further object of the invention to provide a clock synchronization algorithm for broadcast networks that takes advantage of the characteristics of such networks.
It is another object of the invention to provide a simple yet accurate clock synchronization algorithm which may be implemented in software of hardware.
The objects of the invention are accomplished by using the fastest clock in the network as the master clock against which all other clocks in the network are synchronized.
Broadly described, the invention implements an algorithm in which each node sends out a message to all the other nodes in the network periodically to tell its time.
If a node receives a message with a higher time than its own before it has had an opportunity to send out its own message, that node assumes that it is not the fastest node and it will not send out its message.
Provision is made for maximum and minimum delays that are expected within a particular network.
Simulation studies show that after a few cycles, all nodes will be synchronized and that only the fastest clock in the network will transmit its time.
What sets the implemented algorithm apart from others is its simplicity, its ability to synchronize clocks near optimally, and its optimal message complexity; i.
e.
, its ability to synchronize clocks using only one message per synchronization cycle.
As at least one message must be sent per synchronization cycle, this is clearly optimal.



Related patents
  Method for synchronizing interconnected digital equipment
Digital networks are represented as a combination of digital equipment shown as nodes in FIG. 1 interconnected by links shown as lines in FIG. 1. Sychronization ...
  Methodology for increasing the average run length produced by replacement selection strategy in a system consisting of multiple, independent memory buffers
In light of the foregoing, there is provided an external parallel sort method for use in a computer system having a plurality of record storage areas available for ...
  Method and apparatus for dispatching tasks requiring short-duration processor affinity
To achieve these and other objects, this invention provides a mechanism for efficiently redispatching a task from a first processor (lacking a required resource) to a ...
  Method of processing sub-images of an image field
What I claim is: 1. A method of image processing comprising the steps of: viewing an image field; dividing the image field into a plurality of sub-images; determining in ...
  Deadlock resolution with cache snooping
FIG. 1 is a block diagram of a data processing apparatus according to the present invention. It is characterized by a system bus 10 which is connected to a plurality of ...
  Dual port memory device with improved serial access scheme
OF THE DRAWINGS FIG. 1 is a schematic block diagram of a dual port memory according to a prior art; FIG. 2 is a timing diagram showing operation of the memory of FIG. 1;...
  Semiconductor memory device capable of relieving defective bits
Accordingly, an object of this invention is to provide a semiconductor memory device in which the leak current occurring in defective bits can be interrupted even if it ...
  Protection circuit for non-volatile memory
What is claimed is: 1. A protection circuit for a non-volatile memory comprising: means for developing an operating voltage for said memory; means for developing a reset ...
  Disk cache control unit
The object of the present invention is to provide a disk cache control unit which can reduce wasteful rotational delays on the disk unit side in the exchange of data ...
  Internally cached static random access memory architecture
The present invention, in its broadest form, is directed to a circuit for internally caching a memory device having a main memory. The circuit is comprised of a cache ...

0.054

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved