Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Computer-monitor-extended-range-communications-link

 Adjusting device for axial and radial piston machines
The inventive adjusting device 1 is built onto the housing 2, which is shown in phantom lines, of ...


 Control of data access to memory for improved video system
OF SPECIFIC EMBODIMENT Referring to FIG. 1, there may be seen a simplified representation of the ...


 Font cartridge adapter
OF PREFERRED EMBODIMENTS Referring to the FIG. 1, this invention mainly comprises the front shell 1...


 Document processing system
The present invention has been made in view of the above circumstances. It is an object of the ...


 Microprocessor based radiosonde
What is claimed is: 1. A radiosonde comprising a plurality of means for sensing selected ambient ...


 Method and apparatus for encoding binary data
An object of the present invention is to provide a method and an apparatus for encoding binary data ...


 Serial data communication system having simplex/duplex interface
OF THE PREFERRED EMBODIMENT System Overview Machine Description Master/Area Communication System MA...


 Detecting improper operation of a digital data processing apparatus
I claim: 1. A method of testing a digital memory apparatus that comprises a memory device having ...


 "Simple code" encoder/decoder
WHAT IS CLAIMED IS: 1. A method for converting a ternary signal on a signal input line into a ...


 Method and system for the efficient response to multiple different types of interrupts
It is therefore one object of the present invention to provide an improved method and system for ...


 Computer-monitor extended range communications link

Details
Inventors: Asprey, Robert R.; Shatas, Remigius G.;
Assignee: Cybex Corporation (Huntsville, AL)
Primary Examiner: Shaw; Dale M.
Assistant Examiner: Meky; Moustafa M.
Attorney, Agent or Firm: Phillips & Beumer

This invention relates to circuitry for extending TTL signals from a computer to a remotely located monitor and keyboard and which uses a first signal conditioning circuit proximate the computer to generally reduce amplitude of the video signals and bias them to a selected potential, after which the signals are applied to discrete conductors of an extended cable. The cable, in three embodiments described herein, may be up to 250 feet, 400 feet, or 1,000 feet. A second signal conditioning circuit at the monitor and keyboard end of the cable receives the attenuated signals and utilizes a threshold or pair of thresholds to effect reconstruction of the video signals prior to inputting them to the monitor. Significantly, amplitude reduction or attenuation of the video signals generally reduces high frequency video noise appearing on the keyboard clock conductor of the cable, preventing keyboard errors. Additionally, line capacitance and inductance in conductors of the extended cables is utilized to further attenuate the video signals.

DETAILED DESCRIPTION In accordance with this invention, video signals, primary R, G, and B, and secondary r, g, and b are provided by a computer to a first signal conditioning circuit which, in two embodiments of this invention, shapes the primary and secondary signals to compensate for distortion induced by conductors of the cable.
Additionally, these signals are reduced in amplitude to reduce signal interaction.
These reduced signals are applied to conductors of an extension cable and received at a second signal conditioning circuit where they are restored to TTL levels by TTL reconstruction circuits.
Thereafter, the signals are provided to a monitor.



Related patents
  Standardized alarm notification transmission alternative system
1. System Overview The APPLICANT Event Notification System will provide a significant increase in the quality and reliability of communication between central stations ...
  Digital processing system including plural memory devices and data transfer circuitry
Additional advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by ...
  FIFO Register with independent clocking means
This invention is a special pointer register which is used with a system having two interfacing system portions which have different operating speeds. This register ...
  Method and apparatus for controlling data writing in magnetic recording subsystem
The present invention is applicable to a magnetic tape subsystem comprising a channel unit, a magnetic tape control unit having a data buffer for temporarily storing ...
  Adapter unit for connecting a mobile computer to a network and for simulating the presence of the mobile computer when the mobile computer is not present
The present invention comprises an adapter unit for connecting a mobile computer to a computer network. The adapter unit is connected to the network and has an interface ...
  Sequentially processing data in a cached data storage system
Referring now more particularly to the appended drawings, like numerals indicate like features in the various figures. Referring more particularly to FIG. 1, the ...
  Image processing apparatus and method
It is an object of the present invention to improve the processing speed for a geometrical conversion of image data. It is a further object of the present invention to ...
  Method for remote control message transmission delay compensation by providing pseudo-response message based on prior received responses stored in look-up table
What I claim is: 1. A method for use in a system comprising a remote controlling unit and a controlled unit controlled by said controlling unit, the controlling unit ...
  Data link processor for magnetic tape data transfer system
What is claimed is: 1. A peripheral-controller for operation in a system which includes a main host computer and a plurality of magnetic tape transport units, said ...
  Multiplexed and interlaced charge-coupled serial-parallel-serial memory device
Referring first to FIGS. 1 to 6 inclusive, there is shown the scrambled data bit effect produced by conventional interlaced serial-parallel-serial configurations in ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved