 Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM |
| An object of the present invention is to solve the above described problems and to provide a ... |
|
| Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller |
| A controller chip has dynamic logic which is driven by a suspendable clock. Power is reduced in a ... |
|
| Media connect module for portable computer |
| The present invention is directed to a module which may be connected to an I/O port of a notebook ... |
|
| Initializing a read pipeline of a non-volatile sequential memory device |
| A sequential memory device having a read pipeline data structure is provided that is initialized ... |
|
| Data read circuit for use in semiconductor storage apparatus of CMOS memory |
| An essential object of the present invention is to provide a data read circuit for use in a ... |
|
| Data communications system with improved asynchronous retiming circuit |
| The present invention relates to an improved asynchronous data communications system including a ... |
|
| Line driver circuit |
| Accordingly, an object of the present invention is to provide a line driver circuit which can ... |
|
| Non-coherent pattern detection |
| The present invention is directed to a digital non-coherent pattern detection scheme in which ... |
|
| Decoder for three level coded data |
| Accordingly, it is an object of the invention to provide improved means for converting a three ... |
|
|
Data processing apparatus with voice output
| Details |
Inventors: Tsuzuki, Hanzo;
Assignee: Casio Computer Co., Ltd. (Tokyo, JP)
Primary Examiner: Malzahn; David H.
Assistant Examiner:
Attorney, Agent or Firm: Frishauf, Holtz, Goodman and Woodward
A voice data output apparatus judges whether amount of money data inputted is repeat registration data or not and, when it is repeat registration data, does not output a voice of the amount data. A CPU is connected to an input circuit, a print circuit, a display circuit, a RAM and the voice output circuit, through chip designating signal lines, an R/W signal line, an address bus line and a data bus line. The CPU delivers chip designating signals to the respective circuits to select the circuit to be used. The display circuit and the voice output circuit are selected by the same chip designating signal. When the repeat registration data is inputted with the input circuit, given code is stored in a digit representing the repeat registration in a register X of the CPU. When the data in the register X is transferred to the voice output circuit, the output circuit judges the code and does not produce the voice of the amount data. However, the amount data is displayed by the display circuit which has been simultaneously selected by the CPU. |
|
DETAILED DESCRIPTION What is claimed is: 1.
A voice data output apparatus for an electronic cash register comprising: input means including at least one numerical key for entering numerical data and a department key for registering the numerical data last entered by said numerical key; control means connected to said input means which performs a registering operation based on the numerical data in accordance with the operation of said department key, said control means being arranged to perform a registering operation based on previously entered numerical data when an input signal is initially provided by the department key without first entering numerical data, and to provide a repeat signal for displaying the same data as the immediately previously entered numerical data; visual data output means connected to said control means for producing visual data corresponding to the output of said control means; and voice output means connected to said control means which produces a voice corresponding to said numerical data delivered from said control means wherein when said control means provides said repeat signal, said voice output means is inhibited from producing said voice corresponding to said numerical data.
2.
A voice data output apparatus according to claim 1, wherein said visual data output means includes printing means connected to said control means for printing said numerical data delivered from said control means, and display means connected to said control means for displaying said numerical data and the number of repeat signals delivered from said control means.
3.
A voice data output apparatus according to claim 2, wherein said control means is connected to said input means, said printing means, and said voice output means through an address bus line, a data bus line and a read/write signal line; said control means also is connected to said input means through a first chip designating signal line, and to said printing means through a second chip designating signal line and a "now printing" signal line, and to said display means and said voice output means through a third chip designating signal line, for transfering data to and from said input means, said printing means and said display means
|
|
I/O Systems 
