 Video timing and display ID generator |
| The invention provides an improved video timing generator and display ID generator that function at ... |
|
| Digital recorder for processing in parallel data stored in multiple tracks |
| It is therefore an object of the present invention to provide a digital recorder which is designed ... |
|
| Photographic order matching method and apparatus |
| In accordance with the foregoing objects the invention contemplates an apparatus in which ... |
|
| Branch prediction and resolution apparatus for a superscalar computer processor |
| The present invention provides an apparatus and method for improving the performance of superscalar ... |
|
| Compressed Instruction format for use in a VLIW processor |
| OF THE PREFERRED EMBODIMENT FIG. 1a shows the general structure of a processor according to the ... |
|
| Apparatus for formatting a digital signal to include multiple time stamps for system synchronization |
| The present invention relates to a system and apparatus for inserting differential time codes or ... |
|
| Synchronization and error detection in a packetized data stream |
| In accordance with the present invention, a method is provided for achieving synchronization and ... |
|
| Liquid crystal display and a manufacturing method thereof |
| It is a primary object of the present invention to provide a liquid crystal display to which ... |
|
|
Data storage buffer system and method
| Details |
Inventors: Cheney, Dennis P.; Yagley, Jr., Robert J.; Wolski, Mark J.; Petruski, Andrew E.; Boston, Josephine A.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Fleming; Michael R.
Assistant Examiner: Ray; Gopal C.
Attorney, Agent or Firm: Sterne, Kessler, Goldstein & Fox
A system and method for striping data to multiple storage devices is provided. One embodiment of the present invention sequentially gates data to a plurality of buffers, wherein only those buffers corresponding to storage devices in use are induced to gate in data. The data is then sent to the storage devices in parallel. Other embodiments further include the use of striping buffers alternatingly used to gate in data, and transfer data to the storage devices. |
|
DETAILED DESCRIPTION The problems with the methodologies discussed above have been alleviated by the present invention.
In general, the present invention provides a system and method for striping data to multiple storage devices.
More specifically, the present invention provides a system and method for striping data to a variable number of storage devices such that parity generation can be facilitated, and such that a minimal amount of buffering is required.
One embodiment of the present invention contemplates that data from a data bus is split up (that is, striped) amongst several buffers.
A buffer selection control is envisioned to induce these buffers to gate in data in a sequential fashion.
Each buffer corresponds to a storage device, and thus only those buffers corresponding to storage devices in use would be induced to gate in data.
A number of buffers corresponding to the maximum number of storage devices contemplated for use (not including any storage device which may be used to store parity information) must consequently be present.
When the buffers are detected to be full, then a transfer control transfers the data in these buffers in parallel to their appropriate storage devices.
In this way, the present invention provides the flexibility to be used with a variable number of storage devices, while also transferring data in a manner which facilitates the generation of parity information.
In addition, the use of several smaller buffers rather than one large buffering scheme significantly reduces the amount of buffer memory required, such that a minimal amount of buffering can be used.
Another embodiment of the present invention is a method which contemplates receiving the number of storage devices which are to be used, and sequentially selecting a buffer.
The buffer would be selected from a plurality of buffers, each corresponding to a storage device to be used.
Thus, if there are four storage devices to be used, then four buffers would be sequentially selected, beginning with the first buffer in the sequence
|
| Related patents |
|
|
Binary input processing in a computer using a stack
With reference now to the drawing, it may be seen that the various blocks depicted therein are interconnected by lines, both narrow and heavy. The heavy lines indicate ...
|
|
|
Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory
It is, therefore, an object of the present invention to utilize conventional single port random access memory to perform the function of dual port FIFO memory. It is ...
|
|
|
Circuit for designating instruction pointers for use by a processor decoder
FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with the present invention. A temporary instruction pointer ("TIP") ...
|
|
|
Methods and apparatus for translating incompatible bus transactions
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system using an optional, peripheral add-in card. In one embodiment, the ...
|
|
|
Data-array processing system wherein parallel processors access to the memory system is optimized
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the invention will now be described, by way of a non-limiting example, with reference to the drawings, in which FIG...
|
|
|
Video signal memories
One object of the present invention is to provide a video signal memory in which data can be written at high speed. Another object of the present invention is to provide ...
|
|
|
Obtaining access to a two-dimensional portion of a digital picture signal
The invention provides a method of obtaining access to a two-dimensional portion of a digital picture signal, which signal comprises a plurality of digital words ...
|
|
|
Devices, systems and methods for accessing data using a pixel preferred data organization
According to the invention, a processing system is provided operating on data words each having at least first and second portions. The processing system includes a ...
|
|
|
Technique for accessing and refreshing memory locations within electronic storage devices which need to be refreshed with minimum power consumption
This and additional objectives are accomplished by the various aspects of the present invention, wherein, briefly, according to a principle aspect, memory locations ...
|
|
|
Display apparatus
The present invention has been attempted to solve the above-described problems, and therefore, has an object to provide a display apparatus capable of increasing the ...
|
|
|
I/O Systems 
