Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

I/O Systems

Data-storage-system

High-frequency selecting switch terminal

OF THE INVENTION Referring to FIGS. 1 and 2, it can be seen that the housing (1) is threaded (11) ...

High speed pipeline merge sorter with run length tuning mechanism

Accordingly, it is an object of the invention to provide a control data generator for a sort ...

High speed pointer based first-in-first-out memory

One embodiment of a high-speed pointer-based FIFO memory system constructed in accordance with ...

Circuits, systems and methods for preventing queue overflow in data processing systems

The principles of the present invention are preferably applied to circuits, systems, and methods ...

Polled FIFO flags

It is desirable to provide a FIFO memory device which has polled status flags. It is also desirable ...

Image forming system including interconnected and priority allocated image forming devices

The object of the present invention is to provide an image forming system characterized in (1) ...

Method for allocating priorities to plurality of DMA engines for processing data packets based on bus phase and transactions status

The present invention provides a method and apparatus for processing data packets through direct ...

Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system

A method for transferring data between bus agents in a computer system including a system bus ...

Advanced programmable interrupt controller

According to the present invention, a computer system includes an advanced programmable interrupt ...

Low speed serial bus protocol and circuitry

OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, the computer system C according to the ...

Data storage system

Details

Inventors: Leshem, Eli;
Assignee: EMC Corporation (Hopkinton, MA)
Primary Examiner: Swann; J. J.
Assistant Examiner:
Attorney, Agent or Firm: Fish & Richardson P.C.

A computer/disk storage system interface is provided having disk controller, CPU controller, and cache memory printed circuit boards interconnected through buses provided in a backplane. The backplane has columns of electrical connectors. Each electrical connector has a plurality of rows of pins. One portion of the pins in each row is electrically connected to one bus and the other portion of the pins is electrically connected to the other bus. Each printed circuit board has an electrical connector adapted to connect with the backplane electrical connectors. While the number of pins in the each row of the cache memory printed circuit board electrical connector is the same as the number of pins in each row of the backplane electrical connector, the number of pins in each row of the controller printed circuit board electrical connector is less than the number of pins in the row of pins in the backplane electrical connector.

DETAILED DESCRIPTION In accordance with one feature of the present invention, a computer/disk storage system interface is provided having disk controller, CPU controller, and cache memory printed circuit boards connected to a bank of disk drives and main frame computer system though buses provided in a backplane.
The backplane has columns of electrical connectors.
Each connector has four pins in each row of the connector.
One pair of the pins is electrically connected to one bus and the other pair of pins is connected to the other bus.
Each cache memory printed circuit board has a connector to mate with the any one of the backplane connectors.
The cache memory board connector has four pins in each row of the connector.
One pair, when connected to its mated backplane connector, becomes electrically connected to one bus and the other pair of pins becomes connected to the other bus.
Each controller printed circuit board has a connector to mate with any one of the columns of backplane connectors.
Each controller printed circuit board connector has only two pins in each row of the connector to mate with only two of the four pins in each row of the backplane connector.
Thus, each one of the controller printed circuit board electrical connectors has fewer pins in each row thereof than the number of pins in the row of backplane connector electrical connectors mating with it.
With such an arrangement, because the controller printed circuit boards do not have pins to connect with two of the four pins in each row of a backplane connector, driver circuitry used in the controllers and cache memories to couple signals onto the buses have substantially reduced loading as compared with an arrangement where the controller printed circuit board has additional pair of, albeit unused pins.
These unused, but connected pins of the controller printed circuit boards, have been found to provide capacitive and/or electromagnetic coupling to the buses and more importantly, to driver circuitry used in the controllers and cache memories to couple data onto the buses

Related patents

	Stored program logic system using a common exchange circuit What is claimed is: 1. A stored program logic system for use with a plurality of peripheral equipments comprising: a data memory (1) having a plurality of addressed ...
	Magnetic memory organization FIG. 1 shows a schematic diagram of an illustrative embodiment 10 of this invention. The memory comprises a layer 11 of magnetic material in which magnetic bubbles can ...
	Device for controlling the radiating output of a semiconductor laser It is an object of the present invention to provide a device for controlling the radiating output of a semiconductor laser, the device being of a reduced cost since it ...
	Electronic apparatus with memory backup system Accordingly, an object of the invention is to provide an electronic apparatus capable of exactly deciding, during interruption of power supply thereto, validity of data ...
	Compressed image virtual editing system The present invention allows for pixel level manipulation of images that remain in a compressed form. In an image compression system using a typical image compression ...
	Pseudo-concurrent access to a cached shared resource A method and apparatus is disclosed for efficiently controlling the access to a cached shared resource such as dynamic random access memory (DRAM). The access is ...
	Interface module for telephone lines OF THE INVENTION 1. Architecture of the Basic Module FIG. 1 is a schematic diagram of the architecture of two identical modules 10 and 10' in accordance with the ...
	Digital copier operable with external storing medium It is, therefore, an object of the present invention to provide a digital copier having an external storing device of the type using an inexpensive storing medium. It is ...
	Image communication apparatus It is an object of the present invention to improve an image communication apparatus in consideration of the above-mentioned problems. It is another object of the ...
	Facsimile/telephone controller OF THE INVENTION FIGS. 1a and 1b show a line sensing relay 14 and a double pole single throw latch relay 16 coupled between a telephone line 10 and a facsimile machine 1...

1.234
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved