Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Discharge-circuit-for-a-semiconductor-memory-including-address-transition-detectors

 Memory system having flexible addressing and method using tag and data bus communication
A memory system comprising a memory controller, an array of non-volatile memory cells and a memory ...


 Broadcast type satellite communication systems
Broadcast satellites are typically characterized by a relatively small number of up-link ...


 Method and apparatus for detecting transmission errors in cordless telephones
The present invention provides several methods and apparatus for detecting transmission errors ...


 Flexible container
By the present invention there is provided a flexible container for a potable liquid comprising a ...


 Data processing device composed of four data processing modules of identical construction, with protection both against simultaneous single-bit failures in the data processing modules and against failure of a single data processing module
What is claimed is: 1. A data processing device comprising: (a) four data processing modules (100, 1...


 Process for controlling retransmission of messages from transmitting stations belonging to a cellular system
OF THE PREFERRED EMBODIMENT FIG. 1 shows a collision between two mobile stations MS2 and MS5 in a ...


 Method for connecting a channel between a base station and a mobile station
Accordingly, it is an object of this invention to provide a method for connecting a channel between ...


 High-speed signal multiplexing circuit for multiplexing high-speed signals
It is accordingly an object of the present invention to provide a high-speed signal multiplexing ...


 System for error control and phasing in interconnected ARQ-circuits
OF A PREFERRED EMBODIMENT Prior Art Series System FIG. 1 represents a system with three ...


 Microcomputer with self-test of macrocode
In accordance with one embodiment of the invention a microcomputer device contains a CPU with an ...


 Discharge circuit for a semiconductor memory including address transition detectors

Details
Inventors: Anami, Kenji;
Assignee: Mitsubishi Denki Kabushiki Kaisha (Tokyo, JP)
Primary Examiner: Gossage; Glenn A.
Assistant Examiner:
Attorney, Agent or Firm: Lowe, Price, LeBlanc, Becker & Shur

A semiconductor memory device in which the transition of the address signal is detected and the discharge of the lower word line is carried out in response to the detection signal. High speed and reliable discharge of the word line can be carried out, thereby implementing high speed and reliable reading and writing operation.

DETAILED DESCRIPTION Therefore, a main object of the present invention is to provide a semiconductor memory device which is capable of reliable and high speed reading and writing operation by effecting stable discharging operation of the word line.
Briefly stated, the present invention comprises transition detection means which detects the transition in the signals required for designating the memory cell and outputs a transition detection signal, discharge control means which receives the voltage of a first word line for outputting a discharge control signal in response to the transition detection signal, and switching means which continues to discharge a second word line in response to the discharge control signal.
According to the present invention, the transition detection means detects the transition in the signal required for designating the memory cell and applies the transition detection signal to the discharge control means.
The discharge control means applies a discharge control signal to the switching means in response to the transition detection signal.
The switching means discharges a second word line in response to the discharge control signal.
Namely, the discharge of the second word line is carried out in response to the transition in the signal required for designating the memory cell, so that the stable discharge of the word line can be effected.
According to the present invention, a semiconductor memory device can be provided which is capable of reliable and high speed reading and writing operation.
In a preferred embodiment, the discharge control means comprises counter means for counting the transition detection signal.
The counter means determines the period for outputting the discharge control signal by counting the transition detection signal, so that reliable and stable discharge of the switching means is provided.
These objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings



Related patents
  Readout circuit and method for multiphase memory array
Two multiplexers, one demultiplexer, and a state machine that controls the operation of the multiplexers and the demultiplexer are used to read data out of a multiphase ...
  Microcomputer with automatic refresh of on-chip dynamic RAM transparent to CPU
In accordance with one embodiment of the invention, a microcomputer device is disclosed containing a ROM for program memory, a read/write memory, and a CPU in a single ...
  Semiconductor memory device with variable self-refresh cycle
An object of the present invention is, therefore, to provide a semiconductor memory device in which power consumption in a self-refresh mode is reduced. Another object ...
  Memory device with programmable self-refreshing and testing methods therefore
We claim: 1. A programmable refresh circuit integrated with a semiconductor memory device having a memory array accessed through word lines and bit lines, said ...
  Variable propagation delay digital signal inverter
Briefly, in accordance with one embodiment of the invention, an electronically-controlled variable propagation delay digital signal inverter comprises a digital signal ...
  Synchronous semiconductor device with discontinued functions at power down
Accordingly, a general object of the present invention is to provide a novel and useful synchronous semiconductor device in which the disadvantages of the aforementioned ...
  Network monitoring system for cell delay variation
What is claimed is: 1. An apparatus for minimizing jitter caused during transmission of a data packet stream, comprising: a time stamp detector detecting time stamp ...
  Memory module arranged for data and parity bits
OF THE PREFERRED EMBODIMENT Dynamic random access memory arrays are generally described in U.S. Pat. No. 4,081,701, issued to White, et al. and assigned to Texas ...
  Connection/disconnection control circuit for data lines between memory groups
An object of the present invention is to provide a memory device which can realize low power consumption as well as large capacity and high-speed operation. Another ...
  Dimm pair with data memory and state memory
OF THE PREFERRED EMBODIMENTS Table of Contents I. Overview II. Architecture of the DIMM III. Implementation of the DIMM in a DIMM Pair IV. Details of the DIMM I...

0.304

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved