Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Electronic-apparatus-with-memory-backup-system

 Polled FIFO flags
It is desirable to provide a FIFO memory device which has polled status flags. It is also desirable ...


 Image forming system including interconnected and priority allocated image forming devices
The object of the present invention is to provide an image forming system characterized in (1) ...


 Method for allocating priorities to plurality of DMA engines for processing data packets based on bus phase and transactions status
The present invention provides a method and apparatus for processing data packets through direct ...


 Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
A method for transferring data between bus agents in a computer system including a system bus ...


 Advanced programmable interrupt controller
According to the present invention, a computer system includes an advanced programmable interrupt ...


 Low speed serial bus protocol and circuitry
OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, the computer system C according to the ...


 Serial bus system for sending multiple frames of unique data
Accordingly, the present invention discloses a computer system including a processor, a memory ...


 Data routing using status-response signals
The present invention provides an apparatus and method for routing data between multiple bus ...


 Data and data strobe circuits and operating protocol for double data rate memories
What is claimed is: 1. A computer populated with a plurality of double data rate DRAMS including a ...


 Non-volatile, electrically erasable and reprogrammable memory element
We claim: 1. A non-volatile, electrically erasable and reprogrammable memory element comprising a ...


 Electronic apparatus with memory backup system

Details
Inventors: Imaizumi, Mamoru;
Assignee: Brother Kogyo Kabushiki Kaisha (Nagoya, JP)
Primary Examiner:
Assistant Examiner:
Attorney, Agent or Firm:

An electronic apparatus comprising a memory and a memory backup power source for supplying power to the memory when normal power supply to the apparatus is interrupted; wherein after resumption of normal power supply to the apparatus, and error signal is generated when the voltage of the memory backup power source is below a predetermined value, indicating that the content of the memory is not reliable. Circuitry to inhibit recharging of the backup power source and prevent read/write operations during the voltage checking period is also included.

DETAILED DESCRIPTION Accordingly, an object of the invention is to provide an electronic apparatus capable of exactly deciding, during interruption of power supply thereto, validity of data retained in a memory with the aid of a memory backup power source.
Another object resides in providing an electronic apparatus adapted to ascertain the validity of the memory by checking the voltage of a memory backup power source prior to charging the memory backup power source, when power supply to the apparatus is resumed.
A further object is to provide an electronic apparatus wherein data writing and data reading are prohibited with regard to the memory, in case the voltage of a backup memory power source is below a predetermined value at the time power is again supplied.
A preferred embodiment of the present invention comprises a memory for storing data therein, a memory backup power source for furnishing electric power to the memory when power supply to the electronic apparatus is interrupted, a circuit for charging the memory backup power source after resumption of the power supply to the apparatus, voltage checking circuit for generating an error signal when the voltage of the memory backup power source is below a predetermined value, and control circuit for temporarily preventing the action of the charging circuit to the memory backup power source upon resumption of the power to the apparatus, and thereby render the action of the voltage checking circuit effectual.



Related patents
  Compressed image virtual editing system
The present invention allows for pixel level manipulation of images that remain in a compressed form. In an image compression system using a typical image compression ...
  Pseudo-concurrent access to a cached shared resource
A method and apparatus is disclosed for efficiently controlling the access to a cached shared resource such as dynamic random access memory (DRAM). The access is ...
  Interface module for telephone lines
OF THE INVENTION 1. Architecture of the Basic Module FIG. 1 is a schematic diagram of the architecture of two identical modules 10 and 10' in accordance with the ...
  Digital copier operable with external storing medium
It is, therefore, an object of the present invention to provide a digital copier having an external storing device of the type using an inexpensive storing medium. It is ...
  Image communication apparatus
It is an object of the present invention to improve an image communication apparatus in consideration of the above-mentioned problems. It is another object of the ...
  Facsimile/telephone controller
OF THE INVENTION FIGS. 1a and 1b show a line sensing relay 14 and a double pole single throw latch relay 16 coupled between a telephone line 10 and a facsimile machine 1...
  High-frequency selecting switch terminal
OF THE INVENTION Referring to FIGS. 1 and 2, it can be seen that the housing (1) is threaded (11) on it's outer surface so as to engage with the high frequency ...
  High speed pipeline merge sorter with run length tuning mechanism
Accordingly, it is an object of the invention to provide a control data generator for a sort processor which requires no programs for generating the control data and is ...
  High speed pointer based first-in-first-out memory
One embodiment of a high-speed pointer-based FIFO memory system constructed in accordance with this invention is depicted in FIG. 4. FIG. 4 is a block diagram showing ...
  Circuits, systems and methods for preventing queue overflow in data processing systems
The principles of the present invention are preferably applied to circuits, systems, and methods for controlling the transfer of memory requests from an input queuing ...

0.034

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved