Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Fail-over-switching-system

 Complex document security
OF THE INVENTION When a document is created and verified visually by its author it is preferable ...


 Method and system for restricting access to the private key of a user in a public key infrastructure
An aspect of one object of the present invention is to provide an improved encryption/decryption ...


 Semiconductor memory device incorporating a test mode therein to perform an automatic refresh function
OF THE PREFERRED EMBODIMENTS Hereinafter, explanation will be made as to the embodiment of the ...


 Circuit and method for testing a disk drive head assembly without probing
OF THE INVENTION FIG. 1 represents a block diagram of the present invention preamplifier test ...


 Apparatus for detecting intermittent and continuous faults in multiple conductor wiring and terminations for electronic systems
The present invention comprises a neural network wherein the weighting factors of each synapse ...


 Parallel test circuit for semiconductor memory device
OF THE PREFERRED EMBODIMENT Reference will now be made in detail to the preferred embodiment of ...


 I/O module for a serial multiplex data system with a programmable communication module selector
It is therefore the principal object of the present invention to provide a data link module for use ...


 Test-facilitating circuit for information processing devices
Therefore, it is an object of the present invention to provide a test-facilitating circuit for ...


 Integrated test circuit
In accordance with the present invention, a boundary scan test system is provided which ...


 Transparently gathering a chips multiple internal states via scan path and a trigger
According to the present invention, a scan path is used to capture data of miscellaneous logic ...


 Fail-over switching system

Details
Inventors: Espy, James W.; Bleiweiss, Scott; Solomon, Robert C.; Bailey, Brian K.; Everdell, Peter;
Assignee: EMC Corporation (Hopkinton, MA)
Primary Examiner: Hua; Ly V.
Assistant Examiner:
Attorney, Agent or Firm: Bromberg & Sunstein LLP

A recovery method for use in a data storage system in which a plurality of data storage devices are connected to each of two communication paths. A switch may route requests to either of the two communication paths. With one data storage controller in communication with the data storage devices over a first path and a second data storage controller in communication with the data storage devices over a second path, upon detection of a malfunction on the first path, a data storage controller may request access to the other path. Thereafter, the controller may be switched into connection with the remaining operable path so as to share that path with the other controller.

DETAILED DESCRIPTION The present invention may be used to provide high-availability to data storage devices.
Preferred embodiments of the invention focus on allowing the interconnection of a pair of data storage controllers, each of which is connected to a separate communication path, and in which each path is in communication with an array of data storage devices.
The data storage devices each have a communication port for receiving each communication path being utilized by the invention.
In this embodiment, if the first fail-over switch is unable to communicate the data request to a storage device over the first communication path, the first fail-over switch may route the data request over the second communication path.
In preferred embodiments, a fail-over switch has several components.
There is an incoming data terminal for receiving a data request for transmission to the plurality of storage devices; an outgoing data terminal for receiving a response to the data request; a transmission terminal for communicating, over the first communication path, the data request to the plurality of storage devices; a response terminal for receiving, over the first communication path, data from the plurality of storage devices; a bypass-transmission terminal for communicating, over the second communication path, the data request to the plurality of storage devices; a bypass-response terminal for receiving, over the second communication path, data from the plurality of storage devices; and a switch that individually and selectively connects the first and second communication paths to the other terminals.
In preferred embodiments, the switch has a first bypass switch for selectively connecting the incoming data terminal to the transmission terminal or to an intermediate node, and a second bypass switch for selectively connecting the intermediate node to the bypass-transmission terminal or to the outgoing data terminal.
In a particular embodiment, the first and the second communication paths are configured as loops, where the data traveling on the loop is in one direction around the loop



Related patents
  Method and system for minimizing the connection set up time in high speed packet switching networks
The present invention is directed to packet switching communication networks comprising a plurality of nodes interconnected with transmission links. The object of the ...
  Method and system for providing a protection path for connection-oriented signals in a telecommunications network
In accordance with the present invention, a method and system for providing a protection path for connection-oriented signals in a telecommunications network are ...
  Improved pointer FIFO controller for converting a standard RAM into a simulated dual FIFO by controlling the RAM's address inputs
The invention provides a system which can manage the address inputs of a memory such that two independent FIFO buffers can be maintained or, alternatively, a receive FIFO...
  Pipeline data processor with arithmetic/logic unit capable of performing different kinds of calculations in a pipeline stage
The object of the present invention is therefore to provide a data processor that calculates addresses at high speed by means of low cost hardware having two internal ...
  Graphical representation of computer network topology and activity
The present invention provides a means and a method for graphically displaying on a display screen the topology and information transfer activity occurring on a computer ...
  Network managing method and system
It is therefore an object of the present invention to provide a network managing method and system which allow an administrator to easily register and update management ...
  Synchronous task scheduler for corba gateway
The problems outlined above are in large part solved by various embodiments of a system and method for managing object events over a network. In one embodiment, a CORBA G...
  Secure electronic mail system
OF THE PREFERRED EMBODIMENTS In accordance with one exemplary embodiment of the present invention as shown in FIG. 1, a protected communication network is generally ...
  Method for managing concurrent processes using dual locking
Broadly, the present invention concerns a method and apparatus for managing access to a shared resource among competing processors. The invention includes features that ...
  SCSI host adapter integrated circuit utilizing a sequencer circuit to control at least one non-data SCSI phase without use of any processor
According to the principles of this invention, a host/adaptor (H/A) integrated circuit is a computer bus to SCSI bus controller. The host/adaptor (H/A) integrated ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved