Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Fault-diagnosis-apparatus-and-method-for-sequence-control-system

 System for generating local area network operating statistics based on monitored network traffic and method therefor
The present invention is directed to a system for generating operating statistics for a network ...


 System and method for reduced network information handovers
The present invention is directed to a system and method for reducing or eliminating the ...


 Apparatus and method for calibrated monitoring of output voltage levels of local area network communication devices
What is claimed is: 1. Apparatus for measuring transaction signal magnitudes on a cable segment of ...


 System and method for providing multimedia quality of service sessions in a communications network
According to the present invention there is provided a system and method for effecting multimedia ...


 Method and apparatus for utilization of dual latency stations for performance improvement of token ring networks
OF A SPECIFIC EMBODIMENT OF THE INVENTION The method and apparatus of the invention utilize the ...


 Mechanism for measuring the service times of software and hardware components in complex systems
The mechanism according to the present invention is used for measuring the service times required ...


 High speed high resolution ultrasonic position and orientation tracker using a single ultrasonic frequency
An ultrasonic tracking system embodying the invention has an array of plural ultrasonic detectors ...


 Communications network and method which implement diversified routing
What is claimed is: 1. A method of sending information through a network having a plurality of ...


 Method of determining the topology of a network of objects
OF THE PREFERRED EMBODIMENTS The invention will be described by reference to its theory of ...


 Enabling target servers to control determination of full user synchronization
It is a general object of this invention to provide full synchronization on demand by a managed ...


 Fault diagnosis apparatus and method for sequence control system

Details
Inventors: Hideshima, Keiji; Sasaki, Naoki; Takaki, Masaoki;
Assignee: Hitachi, Ltd. (both of, JP); Nissan Motor Company, Limited (both of, JP)
Primary Examiner: Atkinson; Charles E.
Assistant Examiner:
Attorney, Agent or Firm: Craig and Antonelli

A method and an apparatus for diagnosing a fault in a sequence control system performing control in accordance with a predetermined sequence, wherein memory means having bits corresponding to respective ones of a plurality of predetermined sequence steps is provided. The sequence of steps actually applied to an object to be controlled are sequentially stored in corresponding bits. Each time a sequence step is applied to the object to be controlled, the contents of the memory means are checked to see whether or not any of the sequence steps applied thus far have been skipped. If any sequence step has been skipped, a fault is determined. Preferably, a fault is also determined when any of the intervals of sequence steps successively applied exceeds a predetermined length of time. Upon determination of a fault, the sequence step associated with the fault is identified, and the control circuit associated with the sequence step in fault is preferably displayed.

DETAILED DESCRIPTION Accordingly, it is an object of the present invention to eliminate the disadvantages of the conventional methods/apparatuses and to shorten the time required for fault diagnosis on the one hand and to make fault diagnosis even by an inexperienced worker possible on the other hand, by automating the presumption of fault location which has so far been made by the operator.
According to the present invention, there is provided a fault diagnosis method and apparatus wherein by monitoring the progress of the sequence steps, identification of the sequence step where a fault has occurred may be facilitated, and in the case of any abnormal progress of sequence steps, the sequence step in trouble may be indicated.
The objects other than those mentioned above, features and advantages of the present invention will become apparent when reading the detailed description below with reference to the accompanying drawings.



Related patents
  Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor
What is claimed: 1. A parallel adder/subtracter employing enhancement-mode insulated-gate field-effect transistors for combining a plurality of numbers each represented ...
  System for controlling power distribution to customer loads
The foregoing and other objects of the invention are attained in accordance with one aspect of the present invention through the provision of a system for permitting an ...
  Apparatus for controlling the time sequenced energization of a memory unit
It is, accordingly, an object of the present invention, to provide an improved sequencing control arrangement which obviates the foregoing shortcomings. It is another ...
  Active selectable digital delay circuit
What is claimed is: 1. A multiplexer for an active selectable digital delay circuit comprising: a plurality of current switches separated into a group of input current ...
  Method for selectively saving/restoring first registers and bypassing second registers in register units based on individual lock/unlock status thereof
OF THE PREFERRED EMBODIMENTS Referring now to the drawings wherein the showings are for purposes of illustrating preferred embodiments of the invention only and not for ...
  Computer system capable of connecting expansion unit
It is an object of the present invention to provide a computer system capable of connecting an expansion unit. According to first aspect of the present invention, there ...
  Device and method for providing a simulation of an idle UART to prevent computer lockup
OF A PREFERRED EMBODIMENT The present invention prevents an operating system such as Windows.RTM. 95 from freezing operation of a computer with an inserted PCMCIA modem ...
  Low-power consuming information processing apparatus
It is an object of the first embodiment to solve the above-described conventional problems and provide a low-power consuming information processing apparatus capable of ...
  Power management process
The underlying concept of the invention is to subtract the torque (or power) required to drive the rotor(s) from the total available engine torque (or power) and make ...
  Method and apparatus for selecting nodes in configuring massively parallel systems
To address the requirements described above, the present invention discloses a simplified method, apparatus, and article of manufacture for selecting nodes while ...

0.054

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved