Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Image-communication-apparatus

 Low speed serial bus protocol and circuitry
OF THE PREFERRED EMBODIMENT Referring now to FIG. 1, the computer system C according to the ...


 Serial bus system for sending multiple frames of unique data
Accordingly, the present invention discloses a computer system including a processor, a memory ...


 Data routing using status-response signals
The present invention provides an apparatus and method for routing data between multiple bus ...


 Data and data strobe circuits and operating protocol for double data rate memories
What is claimed is: 1. A computer populated with a plurality of double data rate DRAMS including a ...


 Non-volatile, electrically erasable and reprogrammable memory element
We claim: 1. A non-volatile, electrically erasable and reprogrammable memory element comprising a ...


 High speed processing flip-flop
A high speed processing flip-flop contains a header circuit and a pulse flip-flop circuit. The ...


 Compact multifunction logic circuit
The invention is a multifunction logic circuit, offering low power operation and compact layout....


 Semiconductor storage device with redundancy arrangement
axi' An object of this invention is to shorten an access time in a semiconductor storage device ...


 Broadband signal switching matrix network
An object of the present invention is to provide a broadband signal switching matrix network having ...


 Programmable logic module and architecture for field programmable gate array device
OF A PREFERRED EMBODIMENT Those of ordinary skill in the art will realize that the following ...


 Image communication apparatus

Details
Inventors: Hirai, Nobuyuki;
Assignee: Canon Kabushiki Kaisha (Tokyo, JP)
Primary Examiner: Ip; Paul
Assistant Examiner:
Attorney, Agent or Firm: Fitzpatrick, Cella, Harper & Scinto

An image communication apparatus, which stores image data in a first memory, and transfers the image data from the first memory to a detachable external storage medium, includes a detection unit for detecting an insertion/detachment state of the external storage medium, a transfer unit for transferring image data in the external storage medium to the first memory upon insertion of the external storage medium, and a delete unit for deleting the same image data stored in the first memory as the image data stored in the external storage medium upon detachment of the external storage medium.

DETAILED DESCRIPTION It is an object of the present invention to improve an image communication apparatus in consideration of the above-mentioned problems.
It is another object of the present invention to provide an image communication apparatus, which can efficiently use a memory by deleting the same image data stored in the memory of the apparatus as that stored in an external storage medium while the detachable external storage medium is detached.
It is still another object of the present invention to provide an image communication apparatus, which can improve use efficiency of a memory by transferring image data stored in a detachable external storage medium to the memory of the apparatus upon insertion of the external storage medium, and by deleting the same image data stored in the memory of the apparatus as that stored in the external storage medium upon detachment of the external storage medium.
Other objects of the present invention will become apparent from the following detailed description of the preferred embodiments taken in conjunction with the accompanying drawings.



Related patents
  Facsimile/telephone controller
OF THE INVENTION FIGS. 1a and 1b show a line sensing relay 14 and a double pole single throw latch relay 16 coupled between a telephone line 10 and a facsimile machine 1...
  High-frequency selecting switch terminal
OF THE INVENTION Referring to FIGS. 1 and 2, it can be seen that the housing (1) is threaded (11) on it's outer surface so as to engage with the high frequency ...
  High speed pipeline merge sorter with run length tuning mechanism
Accordingly, it is an object of the invention to provide a control data generator for a sort processor which requires no programs for generating the control data and is ...
  High speed pointer based first-in-first-out memory
One embodiment of a high-speed pointer-based FIFO memory system constructed in accordance with this invention is depicted in FIG. 4. FIG. 4 is a block diagram showing ...
  Circuits, systems and methods for preventing queue overflow in data processing systems
The principles of the present invention are preferably applied to circuits, systems, and methods for controlling the transfer of memory requests from an input queuing ...
  Polled FIFO flags
It is desirable to provide a FIFO memory device which has polled status flags. It is also desirable to poll the FIFO memory device multiple times during its operation to ...
  Image forming system including interconnected and priority allocated image forming devices
The object of the present invention is to provide an image forming system characterized in (1) having a network of a plurality of digital copying machines interconnected ...
  Method for allocating priorities to plurality of DMA engines for processing data packets based on bus phase and transactions status
The present invention provides a method and apparatus for processing data packets through direct memory access (DMA) in transferring data packets between a bus and an ...
  Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
A method for transferring data between bus agents in a computer system including a system bus operating at a system bus clock rate is described. The method includes the ...
  Advanced programmable interrupt controller
According to the present invention, a computer system includes an advanced programmable interrupt controller (APIC) in which an I/O APIC module is integrated in core ...

0.024

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved