Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Input-level-detection-circuit

 Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory
It is, therefore, an object of the present invention to utilize conventional single port random ...


 Circuit for designating instruction pointers for use by a processor decoder
FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with ...


 Methods and apparatus for translating incompatible bus transactions
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system ...


 Data-array processing system wherein parallel processors access to the memory system is optimized
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the invention will now be described, by way ...


 Video signal memories
One object of the present invention is to provide a video signal memory in which data can be ...


 Obtaining access to a two-dimensional portion of a digital picture signal
The invention provides a method of obtaining access to a two-dimensional portion of a digital ...


 Devices, systems and methods for accessing data using a pixel preferred data organization
According to the invention, a processing system is provided operating on data words each having at ...


 Technique for accessing and refreshing memory locations within electronic storage devices which need to be refreshed with minimum power consumption
This and additional objectives are accomplished by the various aspects of the present invention, ...


 Display apparatus
The present invention has been attempted to solve the above-described problems, and therefore, has ...


 Video timing and display ID generator
The invention provides an improved video timing generator and display ID generator that function at ...


 Input level detection circuit

Details
Inventors: Moench, Jerry O.;
Assignee: Advanced Micro Devices, Inc. (Sunnyvale, CA)
Primary Examiner: Callahan; Timothy P.
Assistant Examiner: Ton; My-Trang Nu
Attorney, Agent or Firm: Foley & Lardner

An apparatus for activating a dual-mode logic device is provided. The apparatus monitors a parameter of an input signal of the logic device. If the parameter falls outside of predetermined parametric ranges, the apparatus activates the logic device. In the preferred embodiment, the apparatus resides on the same semiconductor chip as the logic device, and monitors the voltage level of the input signal. If the voltage level falls outside the voltage range which represents a logical HIGH and the voltage range which represents a logical LOW, the apparatus activates the logic device.

DETAILED DESCRIPTION According to one aspect of the present invention, an apparatus for activating a logic device when the logic device is required to perform an operation is provided.
The logic device is configured to receive an input signal on a first line and an activation signal on a second line.
The logic device is further configured to assume an active mode when the activation signal is in a first state, and to assume an idle mode when the activation signal is in a second state.
The apparatus generally includes level detection means, operatively connected with the first line, for generating a level detection signal when a specified parameter of the input signal is outside a first predetermined parametric range by at least a first predetermined amount and outside a second predetermined parametric range by at least a second predetermined amount.
The apparatus also includes activating means, operatively connected with the logic device and the level detection means, for receiving the level detection signal and for transmitting to the logic device the activation signal in response to the level detection signal.
According to another aspect of the present invention, an apparatus for activating a dual-mode logic device in response to a specified parameter of an input signal is provided.
The logic device receives the input signal over an input line.
The apparatus includes a logical HIGH sensing circuit, a logical LOW sensing circuit, and an out-of-ranges detect circuit.
The logical HIGH sensing circuit is operatively connected with the input line and generates a first signal when the specified parameter is within a logical HIGH range.
The logical LOW sensing circuit is also operatively connected with the input line and generates a second signal when the specified parameter is within a logical LOW range.
The out-of-ranges detect circuit is operatively connected with the logical HIGH sensing circuit, the logical LOW sensing circuit, and the logic device.
The out-of-ranges detect circuit receives the first signal and the second signal, and activates the logic device when the specified parameter in not within the logical HIGH range and not within the logical LOW range



Related patents
  Stack caching method with overflow/underflow control using pointers
Accordingly, the present invention provides a stack management unit including a stack cache to accelerate data retrieval from a stack and data storage into the stack. In ...
  Image recording device
It is a principal object of the present invention to provide an image recording device capable of contiguously recording a plurality of images based on image signals, ...
  Image recording apparatus having a small-capacity frame memory and an image recording method
Accordingly, it is a primary object of the present invention to provide an image recording method capable of reducing the capacity of a frame memory and of recording ...
  Method and apparatus for unwinding image data
The present invention solves the above problems by providing a method and apparatus for reformatting (or unwinding) graphics images in a bit map memory from a row-...
  System having an address generating unit and a log comparator packaged as an integrated circuit seperate from cache log memory and cache data memory
It is an object of the present invention to propose a computer architecture not subject to the above difficulties. It is another object of the present invention to ...
  Re-configurable block length cache
The invention concerns a cache having a cache memory for storing a plurality of data words, such as, instruction words in blocks of memory. The cache has a mechanism for ...
  Detecting the presence of a device on a computer system bus by altering the bus termination
It is simple to detect when an ISA board drives values onto the data bus different from the bus' undriven state--the I/O or memory read returns a value other than the ...
  Conversion of multilevel digital data to binary data
The above-described disadvantages of the prior art are overcome with the present invention and an improved system for converting a multilevel digital video signal into a ...
  Data storage buffer system and method
The problems with the methodologies discussed above have been alleviated by the present invention. In general, the present invention provides a system and method for ...
  Binary input processing in a computer using a stack
With reference now to the drawing, it may be seen that the various blocks depicted therein are interconnected by lines, both narrow and heavy. The heavy lines indicate ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved