Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

I/O Systems

Latched-type-clock-synchronizer-with-additional-180-degree-phase-shift-clock

Computer systems and methods for pipelined transfer of data between modules

Synchronous Global Bus The chief object of the present invention is to perform fast block transfers ...

Dynamic random access memory system

It is object of the present invention to minimize the number of address control pins and signal ...

Optical clock distribution system

OF THE PREFERRED EMBODIMENT In the following detailed description of the preferred embodiment, ...

Modular bus with single or double parallel termination

Single Channel Bus In one embodiment of a modular single channel bus architecture, a master bus ...

Memory controller with low skew control signal

OF THE PREFERRED EMBODIMENTS Prior to discussing the preferred embodiments of the invention, a ...

Backup method and apparatus allowing only replaced data to be transferred

This invention aims at enhancing efficiency in utilizing a communications link by shortening a data ...

Integratable, bus-oriented transmission system

It is an object of the invention to increase the switching speed given a data transmission system ...

Discharge circuit for a semiconductor memory including address transition detectors

Therefore, a main object of the present invention is to provide a semiconductor memory device which ...

Readout circuit and method for multiphase memory array

Two multiplexers, one demultiplexer, and a state machine that controls the operation of the ...

Microcomputer with automatic refresh of on-chip dynamic RAM transparent to CPU

In accordance with one embodiment of the invention, a microcomputer device is disclosed containing ...

Latched type clock synchronizer with additional 180.degree.-phase shift clock

Details

Inventors: Tien, Li-Chin; Wang, Gyh-Bin;
Assignee: Etron Technology, Inc. (Hsin-Chu, TW)
Primary Examiner: Nguyen; Tan T.
Assistant Examiner:
Attorney, Agent or Firm: Saile; George O., Ackerman; Stephen B., Knowles; Billy J.

A multiple phase latched type synchronized clock circuit that will create a multiple phases of an internal clock signal in an integrated circuit that is synchronized with an external system clock signal is disclosed. A latched type clock synchronizer circuit has an input buffer circuit to receive the external input clock to create a first timing clock. The input buffer is connected to a delay monitor circuit to delay the first timing clock by a first delay factor to create a second timing clock. A delay measurement latch array is connected to the input buffer circuit and the delay monitor circuit to create a latched measurement signal, which indicates a period of time between a second pulse of the first timing clock and a first pulse of the second timing clock. A multiple delay array is connected to the input buffer to receive the first timing clock and will create multiple pluralities of incrementally delayed timing clocks. The multiple pluralities of incrementally delay timing clocks and the latched measurement signal are the inputs to a plurality of phase generators that create a plurality of third timing clocks. Each of a plurality of internal buffers is connected to each of the phase generators to receive one of the third timing clocks. The third timing clock is shaped to create one of the multiple phases of the internal clocks which are then buffered, amplified and transmitted to the integrated circuit.

DETAILED DESCRIPTION An object of this invention is to provide an internal clock circuit in an integrated circuit that will create an internal clock signal that is synchronized with from an external system clock signal.
Another object of this invention is to provide an internal clock circuit within an integrated circuit that will provide multiple clock signals that are synchronized to an external clock signal.
To accomplish these and other objects a latched type clock synchronizer circuit has an input buffer circuit to receive, buffer, and amplify the external input clock to create a first timing clock.
The input buffer is connected to a a delay monitor circuit to delay the first timing clock by a first delay factor to create a second timing clock.
A delay measurement latch array is connected to the input buffer circuit and the delay monitor circuit to create a latched measurement signal.
The latched measurement signal indicates a period of time between a second pulse of the first timing clock and a first pulse of the second timing clock.
A multiple delay array is connected to the input buffer to receive the first timing signal.
The multiple delay array will create multiple pluralities of incrementally delayed timing clocks.
The multiple pluralities of incrementally delay timing clocks are the inputs to a plurality of phase generators.
The plurality of phase generators will create a plurality of third timing clocks.
Each phase generator will also receive the latched measurement signal.
Each phase generator will logically combine the multiple pluralities of incrementally delay timing clocks and the latched measurement signal to select one of the incrementally delayed timing clocks to create each of the third timing clocks.
Each of a plurality of internal buffers is connected to each of the phase generators to receive one of the third timing clocks.
Each of the internal buffers will shape the third timing clock to create one of the multiple phases of the internal clocks and then buffer, amplify and transmit the phase of the internal clock to the integrated circuit

Related patents

	Programmable bit line drive modes for memory arrays Accordingly, it is an object of the present invention to provide an improved memory array. It is a another object of the present invention to provide a programmable ...
	Serial bus interface capable of transferring data in different formats Accordingly, it is an object of the present invention to provide a serial bus interface which has overcome the above mentioned drawback. Another object of the present ...
	Data transmitting method It is a primary object of the invention to solve the above problems and present a faster data transmitting method. A method of communicating data between a sending ...
	Self timed interface An object of this invention is the provision of a cost effective bus data transfer system that can operate at high data transfer rates without tight control of the bus ...
	Digital phase-lock loop control system It is an object of this invention to implement a PLL function. It is also an object of this invention to eliminate analog-to-digital (A/D) conversions and arithmetic ...
	Data output buffer of a semiconducter memory device It is therefore object of the present invention to provide a semiconductor memory device capable of preventing ineffective data from being output. It is another object ...
	Synchronous DRAM having a high data transfer rate Accordingly, it is an object of the present invention to provide a semiconductor memory which has overcome the above mentioned problems of the prior art. Another object ...
	High-speed synchronous write control scheme A semiconductor memory device having pairs of data lines for reading and writing data signals to and from a matrix of memory cells is disclosed. The memory device ...
	Universal timing controller for video tape recorder servo system of different formats using time multiplexed switching network An advantage this invention is to provide a semiconductor integrated circuit device (microcomputer) which constitutes, e.g., the servo system of a household VTR having ...
	Elasticity buffer for data/clock synchronization OF PREFERRED EMBODIMENT The present invention has application to any data transfer system that utilizes a protocol in which the transmitter supplies an extra symbol or ...

0.034
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved