 Entry error elimination for data systems |
| I claim: 1. A keyboard switch assembly of the type comprising a power supply, a polling means, a ... |
|
| Radio signal data transmission synchronization |
| Real time synchronization of radio signal data is achieved in accordance with the present invention ... |
|
| Apparatus and methods for generating an AC power signal for cable tv distribution systems |
| In copending U.S. patent application Ser. No. 07/967,773, the Applicant recognized that the steeply ... |
|
| Semiconductor memory device and method thereof |
| I claim: 1. A memory device, comprising: a) a plurality of wordlines and bitlines; b) a plurality ... |
|
| Modular electronic power supply |
| What is claimed is: 1. In an electronic power supply, a framework having front and rear sides and ... |
|
| Supplemental inflatable restraint energy management and deployment system |
| OF THE INVENTION Referring to FIG. 1, the apparatus of this invention shown includes reserve ... |
|
| Optical fibre terminations |
| We claim: 1. A method for terminating a single-fibre optical cable for use in a fibreoptic ... |
|
| Digitally compensated multiplying digital to analog converter |
| Among the integrated circuit color graphics controllers presently available on the market, there ... |
|
| Electromagnetic actuator |
| Accordingly, it is an object of the present invention to provide an electromagnetic actuator of the ... |
|
|
Low-power integrated circuit with selectable battery modes
| Details |
Inventors: Leo, Robert D.;
Assignee: Dallas Semiconductor Corporation (Dallas, TX)
Primary Examiner: Sikes; William L.
Assistant Examiner: Tran; Toan
Attorney, Agent or Firm: Worsham, Forsythe, Sampels & Wooldridge
An integrated circuit which can be operated EITHER in a battery-backed mode OR in a battery-operated mode. This is accomplished without any necessity for bond options, mask alteration, laser writing, or fuse blowing. The integrated circuit of the presently preferred embodiment has one pin BAT for battery input, and another pin VCCI for connection to a system power supply. Two PMOS switches are provided to connect one of these two pins to an on-chip power supply VDD under appropriate conditions. In addition, the disclosed integrated circuit has a third pin which can alternatively be used for battery input. The logic which controls the PMOS switches ensures that they will not turn on if their respective power inputs VCCI or BAT are low. |
|
DETAILED DESCRIPTION What is claimed is: 1.
An integrated circuit, comprising: first, second, and third power input terminals; said first input terminal being operatively connected to an internal power supply line; a ground terminal, for connection to ground; a comparator, having a negative input thereof operatively connected to said second terminal, and having a positive input thereof and a power supply input thereof operatively connected to said third terminal, said comparator being configured to provide a high logic output when said third terminal is at a higher voltage than said second terminal while said comparator is being powered; a first power switch, configured to connect said third terminal to said internal power supply line when said output of said comparator is at a high logic state; a second power switch, configured to connect said second terminal to said internal power supply line when said output of said comparator is at a low logic state and the voltage at said second terminal is at least a high logic level; whereby, (i) when said integrated circuit is combined with a battery attached to said second or third terminal, and a system power supply attached to the other of said second and third terminals, said chip will operate in a battery-backed mode; and (ii) when both said second and third terminals are grounded, said integrated circuit will operate in a battery-operated mode, when said first terminal is powered up.
2.
The integrated circuit of claim 1, wherein said first power switch is a P-channel insulated gate field effect transistor.
3.
The integrated circuit of claim 1, wherein said switch is a P-channel insulated gate field effect transistor.
4.
The integrated circuit of claim 1, wherein said first power switch is a P-channel insulated gate field effect transistor with a width to length ratio greater than 2000.
5.
The integrated circuit of claim 1, wherein said second power switch is a P-channel insulated gate field effect transistor with a width to length ratio greater than 2000
|
|
I/O Systems 
