 Video signal memories |
| One object of the present invention is to provide a video signal memory in which data can be ... |
|
| Obtaining access to a two-dimensional portion of a digital picture signal |
| The invention provides a method of obtaining access to a two-dimensional portion of a digital ... |
|
| Devices, systems and methods for accessing data using a pixel preferred data organization |
| According to the invention, a processing system is provided operating on data words each having at ... |
|
| Display apparatus |
| The present invention has been attempted to solve the above-described problems, and therefore, has ... |
|
| Video timing and display ID generator |
| The invention provides an improved video timing generator and display ID generator that function at ... |
|
| Digital recorder for processing in parallel data stored in multiple tracks |
| It is therefore an object of the present invention to provide a digital recorder which is designed ... |
|
| Photographic order matching method and apparatus |
| In accordance with the foregoing objects the invention contemplates an apparatus in which ... |
|
|
Method and apparatus for unwinding image data
| Details |
Inventors: Russell, William C.; Emerson, H. Brad; Ip, Tony K.;
Assignee: Canon Information Systems, Inc. (Costa Mesa, CA)
Primary Examiner: Powell; Mark R.
Assistant Examiner: Sax; Steven P.
Attorney, Agent or Firm: Fitzpatrick, Cella, Harper & Scinto
Method and apparatus for converting image data from row format into column format and a printer incorporating the same. A conversion circuit, which is responsive to writes to a first address space, is provided for converting the image data from the row format into the column format. A CPU writes the row format image data to the first address space whereupon the conversion circuit converts it to the second format. The CPU then writes image data to a second address space. In accordance with an unwind flag set by the CPU, either the converted image data or the original image data is stored in a memory. After the data has been written to memory, the CPU initiates a DMA transfer of the image data to a printer engine. |
|
DETAILED DESCRIPTION The present invention solves the above problems by providing a method and apparatus for reformatting (or unwinding) graphics images in a bit map memory from a row-ordered format to a column-ordered format.
In one aspect, the invention is an apparatus for reformatting image data from a first format into a second format comprising converting means responsive to image data written to a first address space for converting the image data from the first format to the second format, selecting means for selecting the first format or the second format, and output means responsive to image data written to a second address space for outputting either the image data written to the second address space or the image data converted by said converting means in accordance with the selection by said selecting means.
In another aspect, the invention is an apparatus for reformatting image data from a first format into a second format comprising writing means for writing the image data to a second address space, converting means responsive to said writing means writing image data to the first address space, said converting means for converting the image data from the first format into the second format, and outputting means responsive to said writing means writing to the second address space, said outputting means for outputting data converted by said converting means.
In another aspect, the invention is a printer comprising a serial interface, a printer engine including a print head adapted to print plural rows of print information simultaneously, and a controller for controlling said printer engine in accordance with image data and commands received on said serial interface, said controller including conversion means responsive to image data written to a first address space for converting the image data from a first format into a second format, and output means for outputting the converted image data to said printer engine, said output means being responsive to image data written to a second address space
|
| Related patents |
|
|
System having an address generating unit and a log comparator packaged as an integrated circuit seperate from cache log memory and cache data memory
It is an object of the present invention to propose a computer architecture not subject to the above difficulties. It is another object of the present invention to ...
|
|
|
Re-configurable block length cache
The invention concerns a cache having a cache memory for storing a plurality of data words, such as, instruction words in blocks of memory. The cache has a mechanism for ...
|
|
|
Detecting the presence of a device on a computer system bus by altering the bus termination
It is simple to detect when an ISA board drives values onto the data bus different from the bus' undriven state--the I/O or memory read returns a value other than the ...
|
|
|
Conversion of multilevel digital data to binary data
The above-described disadvantages of the prior art are overcome with the present invention and an improved system for converting a multilevel digital video signal into a ...
|
|
|
Data storage buffer system and method
The problems with the methodologies discussed above have been alleviated by the present invention. In general, the present invention provides a system and method for ...
|
|
|
Binary input processing in a computer using a stack
With reference now to the drawing, it may be seen that the various blocks depicted therein are interconnected by lines, both narrow and heavy. The heavy lines indicate ...
|
|
|
Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory
It is, therefore, an object of the present invention to utilize conventional single port random access memory to perform the function of dual port FIFO memory. It is ...
|
|
|
Circuit for designating instruction pointers for use by a processor decoder
FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with the present invention. A temporary instruction pointer ("TIP") ...
|
|
|
Methods and apparatus for translating incompatible bus transactions
Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system using an optional, peripheral add-in card. In one embodiment, the ...
|
|
|
Data-array processing system wherein parallel processors access to the memory system is optimized
OF THE PREFERRED EMBODIMENTS Preferred embodiments of the invention will now be described, by way of a non-limiting example, with reference to the drawings, in which FIG...
|
|
|
I/O Systems 
