Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Method-of-compactly-storing-digital-data

 Asynchronous digital time-division multiplexing system with distributed bus
What we claim is: 1. An asynchronous digital time-division multiplexing system, comprising (a) ...


 Method for executing overlays in an expanded memory data processing system
OF THE INVENTION FIG. 1 shows an Expanded Memory System (EMS). The system includes a one megabyte (...


 Robot program checking method
An object of the present invention is to provide a robot program checking method which permits ...


 Method of correcting machine position change
The present invention has been made in view of the aforesaid drawbacks, and an object thereof is to ...


 Communications controller utilizing an external buffer memory with plural channels between a host and network interface operating independently for transferring packets between protocol layers
OF ILLUSTRATIVE EMBODIMENT Referring to FIG. 2, the programmable (VLSI) data communication ...


 Fault diagnosis apparatus and method for sequence control system
Accordingly, it is an object of the present invention to eliminate the disadvantages of the ...


 Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor
What is claimed: 1. A parallel adder/subtracter employing enhancement-mode insulated-gate field-...


 System for controlling power distribution to customer loads
The foregoing and other objects of the invention are attained in accordance with one aspect of the ...


 Apparatus for controlling the time sequenced energization of a memory unit
It is, accordingly, an object of the present invention, to provide an improved sequencing control ...


 Active selectable digital delay circuit
What is claimed is: 1. A multiplexer for an active selectable digital delay circuit comprising: a ...


 Method of compactly storing digital data

Details
Inventors: Mussler, James M.; Neuner, James A.;
Assignee: Westinghouse Electric Corp. (Pittsburgh, PA)
Primary Examiner: Chan; Eddie P.
Assistant Examiner: Kulik; Paul
Attorney, Agent or Firm: Lenart; R. P.

A method of compactly storing digital data includes the steps of sequentially entering a plurality of digital data entries into a shift register having a plurality of stages and summing successive groups of data entries as they are outputted from the shift register to produce singly compressed data entries that are subsequently entered into a second shift register. Sets of singly compressed data entries which are outputted from the second shift register are again added to obtain doubly compressed data entries which are entered into a third shift register. This process continues until a sufficient number of shift registers have been employed to accommodate all of the expected data entries.

DETAILED DESCRIPTION This invention provides a method of storing digital data in a compact manner which includes the steps of sequentially entering a plurality of digital data entries into a first shift register having a plurality of stages and summing a preselected number of these data entries which are forced out of the shift register as new data is entered.
The resulting summations become compressed data entries in a second shift register which also has a plurality of stages.
As these compressed data entries are entered into the second shift register, a predetermined number of the compressed data entries which are forced out of the other end of the second shift register are again summed to produce a plurality of doubly compressed data entries which are stored in a third shift register.
Additional shift registers may be added and additional summing steps may be performed to provide sufficient data storage for the anticipated number of initial data entries.
Each successive shift register stores data in a more highly compressed form than the previous register.



Related patents
  Method, device and microprocessor for selectively compressing video frames of a motion compensated prediction-based video codec
OF A PREFERRED EMBODIMENT A video sequence consists of individual images, or frames, of video data which are two dimensional representations of a three dimensional ...
  Bus control for small computer system interface with transfer indication preceding final word transfer and buffer empty indication preceding receipt acknowledgement
Accordingly, it is an object of the present invention to provide a SCSI bus control which has overcome the above mentioned defect of the conventional one. Another object ...
  Universal device for coupling a computer bus to a controller of a group of peripherals
We claim: 1. A universal device for coupling a computer bus of a computer to a controller of a group of peripherals connected to one another by a specific link to which ...
  Display interface system using buffered VDRAMs and plural shift registers for data rate control between data source and display
The present invention elates to a method and apparatus for permitting computer graphics systems designed to work with cathode ray tube displays to greatly expand their ...
  Monitoring plural process control stations
We claim: 1. A monitoring system for process controllers with error recognition and compensation in a monitoring function comprising: a plurality of self monitoring ...
  Arbitration circuitry for deciding access requests from a multiplicity of components
We claim: 1. In a data-handling system with a multiplicity n=2.sup.m of components of different ranks served by a common data bus alternatively accessible by said ...
  Paged memory management unit which locks translators in translation cache if lock specified in translation table
Accordingly, it is an object of the present invention to provide a mechanism which allows a paged memory management unit to determine automatically from a field in each ...
  Ensuring data integrity by locked-load and conditional-store operations in a multiprocessor system
In accordance with one embodiment of the invention, a high-performance processor is provided which is of the RISC type, using a standardized, fixed instruction size, and ...
  Multiplexing communication card and scanning method for run-in testing
i The present invention provides a multiplexing communication card and scanning system for testing and monitoring the test results of many PC's using a single host ...
  Fixture for motor controller power substrate and motor controller incorporating
In accordance with a first aspect of the invention, a fixture is provided for securing conducting pins to a power substrate module of the type including a rectifying ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved