Home | Links | Contact Us | More About Intellectual Property | Bookmark
Search patents:
Home I/O Systems Methodology-for-increasing-the-average-run-length-produced-by-replacement-selection-strategy-in-a-system-consisting-of-multiple-independent-memory-buffers

 Color television picture display device having a flicker reduction circuit
What is claimed is: 1. A color television picture display device comprising an analog-to-digital ...


 Line camera for imaging object strips on photosensitive detector lines
What is claimed: 1. A line camera for imaging object strips on photosensitive detector lines, ...


 Method for encoding SNMP summary objects
OF THE PREFERRED EMBODIMENT Referring to the drawings, especially FIG. 1, a concentrator 10 ...


 Apparatus and method for modifying signals from a CPU to a memory card
A computer system and method of operation is provided wherein the memory controller of the system ...


 Apparatus for reading and reproducing a color image
To achieve the foregoing objects, and in accordance with the purposes of the invention as embodied ...


 Data recording system having unique end-of-recording and start-of-recording format indicators
OF THE INVENTION Broad Overview of the System While the present invention will be specifically ...


 Microcomputer system for communication
In view of the aforementioned drawback, the inventors studied a system according to which, in the ...


 Hierarchical storage management from a mirrored file system on a storage network segmented by a bridge
A solution to this problem is provided according to the teachings of the invention by mirroring the ...


 Cell flow control in square-grid expanded ATM switch
Therefore, an object of the present invention is to provide a backpressure-type cell flow control ...


 Latch mechanism for a header
With reference to the drawings, an electrical header 1 comprises a housing 2, electrical terminal ...


 Methodology for increasing the average run length produced by replacement selection strategy in a system consisting of multiple, independent memory buffers

Details
Inventors: Turek, John J. E.; Yu, Philip S.;
Assignee: International Business Machines Corporation (Armonk, NY)
Primary Examiner: Black; Thomas G.
Assistant Examiner: Wang; Peter Y.
Attorney, Agent or Firm: Drumheller; Ronald L., Ludwin; Richard M.

A range of key values is partitioned into a plurality of key subranges equal in number to the number of record storage areas available for the sort. One of the key subranges is then assigned to each of the record storage areas and records to be sorted are transferred to the record storage areas in accordance with a sort key value within each record and the key subrange assigned to each of the record storage areas. Whenever a record is transferred to a filled record storage area, a record from the filled record storage area is transferred to an output string, namely the record that has the lowest key value that is not lower than the last record added to the output string of the filled record storage area. Whenever a record is transferred from a filled record storage area to the output string and has a higher key value than the last record added to said output string, the key subrange for the filled record storage area is updated to begin at the higher key value, and, the ending key value of the next lower subrange is increased to a new value which is not lower than the higher key value.

DETAILED DESCRIPTION In light of the foregoing, there is provided an external parallel sort method for use in a computer system having a plurality of record storage areas available for sorting.
In accordance with the method, a range of key values are partitioned into a plurality of key subranges equal in number to the number of record storage areas available for the sort.
One of the key subranges is then assigned to each of the record storage areas and a group of records to be sorted is transferred to the record storage areas in accordance with a sort key value within each record and the key subrange assigned to each of the record storage areas.
When a record is transferred to a filled record storage area, a record from the filled record storage area is transferred to an output string.
The record transferred to the output string is the record that has the lowest key value that is not lower than the last record added to the output string of the filled record storage area.
When a record is transferred from a filled record storage area to the output string and has a higher key value than the last record added to said output string, the key subrange for the filled record storage area is updated to begin at the higher key value.
Further, when a key subrange is updated to begin at a higher key value than an ending key value of the next lower subrange, the ending key value of the next lower subrange is increased to a new value which is not lower than the higher key value.
A subrange is considered to be lower than another subrange when the lowest value key it contains is lower than the lowest value key contained in the other subrange.
When creating original sorted runs in standard sorting techniques, each processor operates in isolation.
Assuming randomly organized data, the expected length of the original sorted runs produced by an algorithm such as that given by Iyer, Ricardi, and Varman will be around 2 m where m is the number of tuples that can be stored in the memory of each processor.
As the number of processors P increases 2 m becomes significantly less than the total number of tuples Pm that can be held in the memory of the system



Related patents
  Method and apparatus for dispatching tasks requiring short-duration processor affinity
To achieve these and other objects, this invention provides a mechanism for efficiently redispatching a task from a first processor (lacking a required resource) to a ...
  Method of processing sub-images of an image field
What I claim is: 1. A method of image processing comprising the steps of: viewing an image field; dividing the image field into a plurality of sub-images; determining in ...
  Deadlock resolution with cache snooping
FIG. 1 is a block diagram of a data processing apparatus according to the present invention. It is characterized by a system bus 10 which is connected to a plurality of ...
  Dual port memory device with improved serial access scheme
OF THE DRAWINGS FIG. 1 is a schematic block diagram of a dual port memory according to a prior art; FIG. 2 is a timing diagram showing operation of the memory of FIG. 1;...
  Semiconductor memory device capable of relieving defective bits
Accordingly, an object of this invention is to provide a semiconductor memory device in which the leak current occurring in defective bits can be interrupted even if it ...
  Protection circuit for non-volatile memory
What is claimed is: 1. A protection circuit for a non-volatile memory comprising: means for developing an operating voltage for said memory; means for developing a reset ...
  Disk cache control unit
The object of the present invention is to provide a disk cache control unit which can reduce wasteful rotational delays on the disk unit side in the exchange of data ...
  Internally cached static random access memory architecture
The present invention, in its broadest form, is directed to a circuit for internally caching a memory device having a main memory. The circuit is comprised of a cache ...
  Radio communication receiving device detecting a frequency modulation preamble signal
The object of the present invention is to provide a radio communication receiving device that has a preamble detection function that is simple and highly reliable, at ...
  Memory access address comparison
It is an aim of embodiments of the present invention to provide write protection circuitry which addresses the problems of the prior art. According to one aspect of the ...

0.014

Archive: All patents - Links

Copyright (c)2006 Eipa-patents.org - All rights reserved