Home | Links | Contact Us | More About Intellectual Property | Bookmark

Search patents:

Home

I/O Systems

Methods-and-system-for-using-multi-block-bursts-in-half-duplex-subscriber-unit-transmissions

Method and apparatus for unwinding image data

The present invention solves the above problems by providing a method and apparatus for ...

System having an address generating unit and a log comparator packaged as an integrated circuit seperate from cache log memory and cache data memory

It is an object of the present invention to propose a computer architecture not subject to the ...

Re-configurable block length cache

The invention concerns a cache having a cache memory for storing a plurality of data words, such as,...

Detecting the presence of a device on a computer system bus by altering the bus termination

It is simple to detect when an ISA board drives values onto the data bus different from the bus' ...

Conversion of multilevel digital data to binary data

The above-described disadvantages of the prior art are overcome with the present invention and an ...

Data storage buffer system and method

The problems with the methodologies discussed above have been alleviated by the present invention. I...

Binary input processing in a computer using a stack

With reference now to the drawing, it may be seen that the various blocks depicted therein are ...

Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memory

It is, therefore, an object of the present invention to utilize conventional single port random ...

Circuit for designating instruction pointers for use by a processor decoder

FIG. 2 schematically illustrates an instruction pointer designation circuit 200 in accordance with ...

Methods and apparatus for translating incompatible bus transactions

Circuit arrangements and methods are disclosed for upgrading an 040-based personal computer system ...

Methods and system for using multi-block bursts in half duplex subscriber unit transmissions

Details

Inventors: Hardin, Tom;
Assignee: Cirrus Logic, Inc. (Fremont, CA)
Primary Examiner: Baker; Stephen M.
Assistant Examiner:
Attorney, Agent or Firm: Herman; Michele K., Richman, III; Merle W., Violette; J. P.

The invention provides a method and system for extending channel access in a wireless communications system employing half duplex subscriber units. The subscriber units transmit multi-block bursts to improve the burst throughput over half duplex subscriber units that transmit only single-block bursts. The number of blocks per burst is selected based on the code rate used and may be selected in a manner that also maximizes the system throughput. The subscriber unit includes a block processor for assembling the blocks of data with overhead based on the code rate, a burst formatter for combining the blocks and formatting the combination based on the code rate, and a process manager for selecting the number of blocks to be transmitted in each transmit burst.

DETAILED DESCRIPTION The present invention fulfills this need by providing a wireless communications system comprising a half-duplex subscriber unit for transmitting at least two successive blocks of data in a transmit burst, and a base station for receiving the transmit burst and for determining for each block of data, whether or not the block of data was successfully received and for transmitting an indication based on that determination associated with each block of data.
The subscriber unit receives the indication associated with only the last of the successive blocks of data transmitted.
If the last of the successive blocks of data transmitted was not successfully received, the subscriber unit according to the invention retransmits the transmit burst.
The number of blocks of data transmitted in a single transmit burst is dependent upon the code rate to be used in connection with the transmit burst.
In a preferred embodiment, the number of blocks is selected based on the ratio of data bytes to total bytes transmitted for a given code rate.
In a more preferred embodiment, the number of blocks per burst is selected by using a system throughput model and selecting the number of blocks per burst for each code rate that maximizes the system throughput.
The number of blocks per burst in accordance with the invention is more than one and less than the maximum number of blocks that can be transmitted in one transmission window.
The present invention also provides a novel subscriber unit for use in a wireless communications system comprising a block processor for accepting an input of data frames and for forming a number of the data frames into a block of data, and a process manager interfaced with the block processing means for initiating the block processor to form at least one block of data.
According to the invention, the process manager determines the number of blocks of data to be transmitted successively in a single transmit burst.
That number of blocks is based upon the code rate at which the blocks of data are to be transmitted by the subscriber unit

Related patents

	Master-target based arbitration priority The problems outlined above are in large part solved by a remote communication system of the present invention. The remote communication system includes a system ...
	Single chip remote access processor The single chip integrated remote access processor of the present invention has a plurality of communication interface units, including a local area network (LAN) ...
	Method and system for supporting non-deterministic burst lengths in a memory system employing extended data out(EDO)DRAM The problems outlined above are in large part solved by a computer memory system in accordance with the present invention. Broadly speaking, the present invention ...
	Method and system for dynamically assigning addresses to an input/output device OF THE PREFERRED EMBODIMENTS In the following description, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of ...
	Unstable data recognition circuit for dual threshold synchronous data The present invention is a circuit that allows digital data acquisition instruments to recognize when dual threshold synchronous data being monitored is unstable. Each ...
	Automatic pin circuitry shutoff for an integrated circuit In accordance with the preferred embodiment of the present invention, a method and circuitry is provided which allow for the prevention of tester induced failures and ...
	Input level detection circuit According to one aspect of the present invention, an apparatus for activating a logic device when the logic device is required to perform an operation is provided. The ...
	Stack caching method with overflow/underflow control using pointers Accordingly, the present invention provides a stack management unit including a stack cache to accelerate data retrieval from a stack and data storage into the stack. In ...
	Image recording device It is a principal object of the present invention to provide an image recording device capable of contiguously recording a plurality of images based on image signals, ...
	Image recording apparatus having a small-capacity frame memory and an image recording method Accordingly, it is a primary object of the present invention to provide an image recording method capable of reducing the capacity of a frame memory and of recording ...

0.014
Archive: All patents - Links Copyright (c)2006 Eipa-patents.org - All rights reserved